Pipelined Y86-64 Wrapup

CSCI 237: Computer Organization
20th Lecture, Apr 9, 2025

Jeannie Albrecht

Administrative Details

- Lab 4 today/tomorrow
  - C programming!
  - Due next Tue/Wed
- No Glow HW this week
  - Finish Lab 4 instead

Midterm

- **Avg and median grade: 86%**
  - Great job!
  - This is a little higher than usual
- **Look it over (it will be waiting for you outside) and come see me if you'd like to discuss anything**
- **General observations:**
  - Conditional moves are "better" when extra computations are fast, easy, and safe
  - Using ( ) in x86 instructions:
    - Like a pointer in C
    - But not all instructions support using ( )
    - Often have to use move to put value in register first
  - Arrays are allocated contiguously

Last time

- General principles of pipelining (Ch 4.4)
  - Goals
  - Difficulties
- Creating a pipelined Y86-64 processor (Ch 4.5)
  - Rearranging SEQ
  - Inserting pipeline registers
  - Problems with data and control hazards

Recap: Pipeline Stages

- **Fetch**
  - Select current PC
  - Read instruction
  - Compute incremented PC
- **Decode**
  - Read program registers
- **Execute**
  - Operate ALU
- **Memory**
  - Read or write data memory
- **Write Back**
  - Update register file

Recap: PIPE- Hardware

- Pipeline registers hold intermediate values from instruction execution

- Forward (Upward) Paths
  - Values passed from one stage to next
  - Cannot jump past stages
    - e.g., valC passes through decode

Today

Make the pipelined processor really work (mostly)!

- Data Hazards
  - Instruction having register R as source follows shortly after instruction having register R as destination
  - Common condition, don't want to slow down pipeline
 - Stalling, bubbling, data forwarding

- Advanced pipelining concepts: NOT COVERED IN CLASS!

- (slides are included at the end of this lecture for reference)
  - Load/Use Data Hazard
  - Control Hazards
    - Mispredict conditional branch
    - Getting return address for `ret` instruction
  - Special Control Combinations

Pipeline Demonstration

Time

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |

```
irmovq    $1,%rax   #I1
irmovq    $2,%rcx   #I2
irmovq    $3,%rdx   #I3
irmovq    $4,%rbx   #I4
halt                #I5
```

	1	2	3	4	5	6	7	8	9
I1	F	D	E	M	W				
I2		F	D	E	M	W			
I3			F	D	E	M	W		
I4				F	D	E	M	W	
I5					F	D	E	M	W

Cycle 5

W		M		E		D		F
I1		I2		I3		I4		I5

Instr 1

Data Dependencies: No Nop

```
0x000: irmovq $10,%rdx
0x00a: irmovq  $3,%rax
0x014: addq %rdx,%rax
0x016: halt
```

	1	2	3	4	5	6	7	8
	F	D	E	M	W			
		F	D	E	M	W		
			F	D	E	M	W	
				F	D	E	M	W

How can we avoid these errors?

Cycle 4

M

M_valE= 10
M_dstE= %rdx

E

e_valE ← 0 + 3 = 3
E_dstE= %rax

D

valA ← R[%rdx] = 0 ← *Error*
valB ← R[%rax] = 0 ←

Data Dependencies: 1 Nop

```
          1   2   3   4   5   6   7   8   9
0x000: irmovq $10,%rdx    F   D   E   M   W
0x00a: irmovq  $3,%rax        F   D   E   M   W
0x014: nop                        F   D   E   M   W
0x015: addq %rdx,%rax                 F   D   E   M   W
0x017: halt                               F   D   E   M   W
```

How can we avoid these errors?

Cycle 5

W

R[%rdx] ←10

M

M_valE = 3
M_dstE = %rax

D

valA ←R[%rdx] = 0 ← *Error*
valB ←R[%rax] = 0 ←

Data Dependencies: 2 Nop's

```
0x000: irmovq $10,%rdx
0x00a: irmovq  $3,%rax
0x014: nop
0x015: nop
0x016: addq %rdx,%rax
0x018: halt
```

	1	2	3	4	5	6	7	8	9	10
	F	D	E	M	W					
		F	D	E	M	W				
			F	D	E	M	W			
				F	D	E	M	W		
					F	D	E	M	W	
						F	D	E	M	W

How can we avoid these errors?

Cycle 6

W

R[%rax] ←3

⋮

D

valA ←R[%rdx] = 10   *Error*
valB ←R[%rax] = 0

Dealing with Data Dependencies

```
0x000:  irmovq $10,%rdx
0x00a:  irmovq  $3,%rax
0x014:  nop
0x015:  nop
0x016:  addq %rdx,%rax
0x018:  halt
```

	1	2	3	4	5	6	7	8	9	10
	F	D	E	M	W					
		F	D	E	M	W				
			F	D	E	M	W			
				F	D	E	M	W		
					F	D	E	M	W	
						F	D	E	M	W

- If instruction follows too closely after one that writes register, we need to slow it down
- How?

Stalling for Data Dependencies

	1	2	3	4	5	6	7	8	9	10	11
0x000: irmovq $10,%rdx	F	D	E	M	W						
0x00a: irmovq $3,%rax		F	D	E	M	W					
0x014: nop			F	D	E	M	W				
0x015: nop				F	D	E	M	W			
bubble						E	M	W			
0x016: addq %rdx,%rax					F	D	D	E	M	W	
0x018: halt						F	F	D	E	M	W

- **If instruction follows too closely after one that writes register, we need to slow it down**

- **Solution: Hold instruction in decode (stall the pipeline)**

- **Dynamically inject nop into execute stage (bubble)**

Stall Condition

- **Source Registers**
  - srcA and srcB of current instr in decode stage

- **Destination Registers**
  - dstE and dstM fields
 - Instructions in execute, memory, and write-back stages

- **Special Case**
  - Don't stall for register ID 15 (0xF)
    - Indicates absence of register operand
    - Or failed cond. move

Detecting Stall Condition

	1	2	3	4	5	6	7	8	9	10	11
0x000: irmovq $10,%rdx	F	D	E	M	W						
0x00a: irmovq $3,%rax		F	D	E	M	**W**					
0x014: nop			F	D	E	M	W				
0x015: nop				F	D	E	M	W			
bubble						E	M	W			
0x016: addq %rdx,%rax					F	**D**	D	E	M	W	
0x018: halt						F	F	D	E	M	W

Cycle 6

W
W_dstE = **%rax**
W_valE = 3

· · ·

D
srcA = %rdx
srcB = **%rax**

If source of instruction in decode is same as destination for instruction in execute, memory, or write-back, we must stall and bubble.

Stalling x3

	1	2	3	4	5	6	7	8	9	10	11
0x000: irmovq $10,%rdx	F	D	E	M	W						
0x00a: irmovq $3,%rax		F	D	E	M	W					
bubble					E	M	W				
bubble						E	M	W			
bubble							E	M	W		
0x014: addq %rdx,%rax		F	D	D	D	D	E	M	W		
0x016: halt			F	F	F	F	D	E	M	W	

Stall

Cycle 6

W

W_dstE = %rax

Cycle 5

M

M_dstE = %rax

Cycle 4

E

e_dstE = %rax

D	D	D
srcA = %rdx	srcA = %rdx	srcA = %rdx
srcB = %rax	srcB = %rax	srcB = %rax

What Happens When Stalling?

Cycle 4

```
0x000: irmovq $10,%rdx
0x00a: irmovq  $3,%rax
0x014: addq %rdx,%rax
0x016: halt
```

Write Back	
Memory	`0x000: irmovq $10,%rdx`
Execute	`0x00a: irmovq  $3,%rax`
Decode	`0x014: addq %rdx,%rax`
Fetch	`0x016: halt`

- Stalling instruction held back in **decode** stage
- Following instruction stays in fetch stage
- Bubbles injected into **execute** stage
  - Like dynamically generated nop's
  - Move through later stages

What Happens When Stalling?

```
0x000: irmovq $10,%rdx
0x00a: irmovq  $3,%rax
0x014: addq %rdx,%rax
0x016: halt
```

Cycle 5

Write Back	`0x000: irmovq $10,%rdx`
Memory	`0x00a: irmovq  $3,%rax`
Execute	***bubble***
Decode	`0x014: addq %rdx,%rax`
Fetch	`0x016: halt`

- Stalling instruction held back in decode stage
- Following instruction stays in fetch stage
- Bubbles injected into execute stage
  - Like dynamically generated nop's
 - Move through later stages

What Happens When Stalling?

```
0x000: irmovq $10,%rdx
0x00a: irmovq  $3,%rax
0x014: addq %rdx,%rax
0x016: halt
```

Cycle 6

Write Back	`0x00a: irmovq  $3,%rax`
Memory	***bubble***
Execute	***bubble***
Decode	`0x014: addq %rdx,%rax`
Fetch	`0x016: halt`

- Stalling instruction held back in decode stage
- Following instruction stays in fetch stage
- Bubbles injected into execute stage
  - Like dynamically generated nop's
  - Move through later stages

What Happens When Stalling?

```
0x000: irmovq $10,%rdx
0x00a: irmovq  $3,%rax
0x014: addq %rdx,%rax
0x016: halt
```

	Cycle 7
Write Back	*bubble*
Memory	*bubble*
Execute	*bubble*
Decode	`0x014: addq %rdx,%rax`
Fetch	`0x016: halt`

- Stalling instruction held back in decode stage
- Following instruction stays in fetch stage
- Bubbles injected into execute stage
  - Like dynamically generated nop's
  - Move through later stages

What Happens When Stalling?

```
0x000: irmovq $10,%rdx
0x00a: irmovq  $3,%rax
0x014: addq %rdx,%rax
0x016: halt
```

Cycle 8

Write Back	***bubble***
Memory	***bubble***
Execute	0x014: addq %rdx,%rax
Decode	0x016: halt
Fetch	

- Stalling instruction held back in decode stage
- Following instruction stays in fetch stage
- Bubbles injected into execute stage
  - Like dynamically generated nop's
  - Move through later stages

Implementing Stalling

Pipeline Control

- Combinational logic detects stall condition
- Sets mode signals for how pipeline registers should update

Pipeline Register Modes

Normal

Input = y | Output = x

x

stall = 0 | bubble = 0

⇨ Rising clock ⇨ Output = y

y

Stall

Input = y | Output = x

x

stall = 1 | bubble = 0

⇨ Rising clock ⇨ Output = x

x

Bubble

Input = y | Output = x

x

stall = 0 | **bubble = 1**

⇨ Rising clock ⇨ Output = `nop`

n o p

Data Forwarding

- **Naïve Pipeline**
  - Register isn't written until completion of write-back stage
  - Source operands read from register file in decode stage
    - Needs to be in register file at start of stage

- **Observation**
  - Desired value generated in execute or memory stage
 - Why wait for completion of write-back?

- **Trick**
  - Pass value directly from generating instruction to decode stage
 - Needs to be available at end of decode stage

Data Forwarding Example

	1	2	3	4	5	6	7	8	9	10
0x000: irmovq $10,%rdx	F	D	E	M	W					
0x00a: irmovq $3,%rax		F	D	E	M	W				
0x014: nop			F	D	E	M	W			
0x015: nop				F	D	E	M	W		
0x016: addq %rdx,%rax					F	D	E	M	W	
0x018: halt						F	D	E	M	W

Cycle 6

W

W_ dstE = **%rax**   R[%rax] ←3
W_ valE = 3

D

srcA = %rdx   valA ←R[%rdx] =10
srcB = **%rax**   valB ←W_ valE = 3

- `irmovq` in write-back stage
- Destination value in W pipeline register
- Forward as valB for decode stage

Bypass Paths

- ## Decode Stage
  - ### Forwarding logic selects valA and valB
  - ### Normally from register file
  - ### Forwarding: get valA or valB from later pipeline stage
- ## Forwarding Sources
  - ### Execute: valE
  - ### Memory: valE, valM
  - ### Write back: valE, valM

Data Forwarding Example #2

```
0x000:  irmovq $10,%rdx
0x00a:  irmovq  $3,%rax
0x014:  addq %rdx,%rax
0x016:  halt
```

- **Register %rdx**
 - Generated by ALU during previous cycle
  - Forward from memory as valA
- **Register %rax**
 - Value just generated by ALU
  - Forward from execute as valB

	1	2	3	4	5	6	7	8
	F	D	E	M	W			
		F	D	E	M	W		
			F	D	E	M	W	
				F	D	E	M	W

Cycle 4

M

M_dstE = **%rdx**
M_valE = 10

E

E_dstE = **%rax**
e_valE ← 0 + 3 = 3

D

srcA = **%rdx**   valA ← M_valE = 10
srcB = **%rax**   valB ← e_valE = 3

27

Forwarding Priority

	1	2	3	4	5	6	7	8	9	10
0x000: irmovq $1, %rax	F	D	E	M	W					
0x00a: irmovq $2, %rax		F	D	E	M	W				
0x014: irmovq $3, %rax			F	D	E	M	W			
0x01e: rrmovq %rax, %rdx				F	D	E	M	W		
0x020: halt					F	D	E	M	W	

Cycle 5

W

R[%rax] ← 1

M

R[%rax] ← 2

E

R[%rax] ← 3

D

valA ← R[%rax] = ?
valB ← 0

- ■ **Multiple Forwarding Choices**
  - ▪ Which one should have priority?
  - ▪ Match SEQ semantics
 - ▪ Use matching value from *earliest* pipeline stage

Implementing Forwarding

- Add additional feedback paths from E, M, and W pipeline registers into decode stage

- Create logic blocks to select from multiple sources for valA and valB in decode stage

Implementing Forwarding


```
## What should be the A value?
int d_valA = [
    # Use incremented PC
        D_icode in { ICALL, IJXX } : D_valP;
    # Forward valE from execute
        d_srcA == e_dstE : e_valE;
    # Forward valM from memory
        d_srcA == M_dstM : m_valM;
    # Forward valE from memory
        d_srcA == M_dstE : M_valE;
    # Forward valM from write back
        d_srcA == W_dstM : W_valM;
    # Forward valE from write back
        d_srcA == W_dstE : W_valE;
    # Use value read from register file
        1 : d_rvalA;
];
```

PIPELINE COVERAGE STOPS HERE!

- Ch 4.5 includes additional details about pipelined processors
  - Load/use data hazards, control hazards, control combinations
  - All very interesting topics! But we are moving on.
- The following slides were not covered in class, but are left here for your reference and to quench your curiosity ☺
- You will not be expected to know any of this material on any future exams!

- We are leaving the processor and moving on to memory (Ch 6)! 🎉

Limitation of Forwarding: Load/Use Data Hazard

```
# demo-luh.ys            1   2   3   4   5   6   7   8   9   10  11

0x000: irmovq $128,%rdx   F   D   E   M   W
0x00a: irmovq  $3,%rcx        F   D   E   M   W
0x014: rmmovq %rcx, 0(%rdx)       F   D   E   M   W
0x01e: irmovq $10,%rbx                 F   D   E   M   W
0x028: mrmovq 0(%rdx),%rax # Load %rax      F   D   E   M   W
0x032: addq %rbx,%rax # Use %rax                F   D   E   M   W
0x034: halt                                         F   D   E   M   W
```

- **Load-use dependency**
  - Value needed by end of decode stage in cycle 7
  - Value **read from memory** in memory stage of cycle 8

Cycle 7

M
M_dstE = %rbx
M_valE = 10

Cycle 8

M
M_dstM = %rax
m_valM ← M[128] = 3

| D |
|---|
| valA ← M_valE = 10 |
| valB ← R[%rax] = 0 |

Error

32

Avoiding Load/Use Hazard

- Stall using instruction for one cycle
- Can then pick up loaded value by forwarding from memory stage

33

Detecting Load/Use Hazard

Condition	Trigger
Load/Use Hazard	`E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB }`

Control for Load/Use Hazard

```
# demo-luh.ys
```

	1	2	3	4	5	6	7	8	9	10	11	12
`0x000: irmovq $128,%rdx`	F	D	E	M	W							
`0x00a: irmovq $3,%rcx`		F	D	E	M	W						
`0x014: rmmovq %rcx, 0(%rdx)`			F	D	E	M	W					
`0x01e: irmovq $10,%ebx`				F	D	E	M	W				
`0x028: mrmovq 0(%rdx),`**`%rax`**` # Load %rax`					F	D	E	M	W			
bubble								E	M	W		
`0x032: addq %ebx,`**`%rax`**` # Use %rax`						F	D	D	E	M	W	
`0x034: halt`							F	F	D	E	M	W

- Stall instructions in fetch and decode stages
- Inject bubble into execute stage

Condition	F	D	E	M	W
Load/Use Hazard	**stall**	**stall**	**bubble**	**normal**	**normal**

Control Hazard: Branch Mispredictions

```
0x000:      xorq %rax,%rax
0x002:      jne  t               # Not taken
0x00b:      irmovq $1, %rax      # Fall through
0x015:      nop
0x016:      nop
0x017:      nop
0x018:      halt
0x019: t:   irmovq $2, %rdx      # Target
0x023:      irmovq $3, %rcx      # Should not execute
0x02d:      irmovq $4, %rdx      # Should not execute
```

- **Should only execute first 7 instructions**

Branch Misprediction Trace

demo-j.ys

```
0x000:      xorq %rax,%rax
0x002:      jne  t              # Not taken
0x019: t:   irmovq $2, %rdx     # Target
0x023:      irmovq $3, %rcx     # Target + 1
0x00b:      irmovq $1, %rax     # Fall through
```

	1	2	3	4	5	6	7	8	9
	F	D	E	M	W				
		F	D	E	M	W			
			F	D	E	M	W		
				F	D	E	M	W	
					F	D	E	M	W

- Incorrectly execute two instructions at branch target

Cycle 5

M

M_Cnd = 0
M_valA = 0x007

E

valE ← 3
dstE = %rdx

D

valC = 4
dstE = %rcx

F

valC ← 1
rB ← %rax

37

Handling Misprediction

```
# demo-j.ys                      1    2    3    4    5    6    7    8    9    10
0x000: xorq %rax,%rax           F    D    E    M    W
0x002: jne target # Not taken        F    D    E    M    W
0x016: irmovq $2,%rdx # Target            F    D
       bubble                                   E    M    W
0x020: irmovq $3,%rbx # Target+1               F
       bubble                                        D    E    M    W
0x00b: irmovq $1,%rax # Fall through           F    D    E    M    W
0x015: halt                                         F    D    E    M    W
```

- **Predict branch as taken**
  - Fetch 2 instructions at target
- **Cancel when mispredicted**
  - Detect branch not-taken in execute stage
  - On following cycle, replace instructions in execute and decode by bubbles
  - No side effects have occurred yet

Detecting Mispredicted Branch

Condition	Trigger
Mispredicted Branch	`E_icode = IJXX & !e_Cnd`

Control for Misprediction

```
# demo-j.ys
0x000: xorq %rax,%rax
0x002: jne target # Not taken
0x016: irmovq $2,%rdx # Target
       bubble
0x020: irmovq $3,%rbx # Target+1
       bubble
0x00b: irmovq $1,%rax # Fall through
0x015: halt
```

Condition	F	D	E	M	W
Mispredicted Branch	normal	bubble	bubble	normal	normal

Control Hazard: Dealing with Returns

```
0x000:      irmovq Stack,%rsp      # Intialize stack pointer
0x00a:      call p                 # Procedure call
0x013:      irmovq $5,%rsi         # Return point
0x01d:      halt
0x020: .pos 0x20
0x020: p: irmovq $-1,%rdi          # procedure
0x02a:      ret
0x02b:      irmovq $1,%rax         # Should not be executed
0x035:      irmovq $2,%rcx         # Should not be executed
0x03f:      irmovq $3,%rdx         # Should not be executed
0x049:      irmovq $4,%rbx         # Should not be executed
0x100: .pos 0x100
0x100: Stack:                      # Stack: Stack pointer
```

- Pipeline will execute three additional instructions past ret

Incorrect Return Example

```
# demo-ret
```

0x033:	ret		F	D	E	M	W				
0x034:	irmovq $1,%rax # Oops!			F	D	E	M	W			
0x03e:	irmovq $2,%rcx # Oops!				F	D	E	M	W		
0x048:	irmovq $3,%rdx # Oops!					F	D	E	M	W	
0x052:	irmovq $5,%rsi # Return						F	D	E	M	W

- Incorrectly execute 3 instructions following ret

W
valM = 0x0e

M
valE = 1   dstE = %rax

E
valE ← 2   dstE = %rcx

D
valC = 3   dstE = %rdx

F
valC ← 5   rB ← %rsi

Correct Return Example

```
# demo- retb

0x026:     ret

           bubble

           bubble

           bubble

0x013:     irmovq $5,%rsi # Return
```


- **As ret passes through pipeline, stall at fetch stage**
  - While in decode, execute, and memory stage
- **Inject bubble into decode stage**
- **Release stall when reach write-back stage**

W
valM = 0x013

⋮

F
valC ← 5
rB   ← %rsi

Detecting Return

Condition	Trigger
Processing `ret`	`IRET in { D_icode, E_icode, M_icode }`

Control for Return

```
# demo-retb

0x026:      ret
            bubble
            bubble
            bubble
0x014:      irmovq $5,%rsi # Return
```

F	D	E	M	W
F	D	E	M	W

| Condition	F	D	E	M	W
Processing `ret`	stall	bubble	normal	normal	normal

Special Control Cases

- Detection

Condition	Trigger
Processing `ret`	IRET in { D_icode, E_icode, M_icode }
Load/Use Hazard	E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB }
Mispredicted Branch	E_icode = IJXX & !e_Cnd

- Action (on next cycle)

| Condition	F	D	E	M	W
Processing `ret`	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal

Implementing Pipeline Control

- Combinational logic generates pipeline control signals
- Action occurs at start of following cycle

Initial (Buggy) Version of Pipeline Control

```
bool F_stall =
    # Conditions for a load/use hazard
    E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB } ||
    # Stalling at fetch while ret passes through pipeline
    IRET in { D_icode, E_icode, M_icode };

bool D_stall =
    # Conditions for a load/use hazard
    E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB };

bool D_bubble =
    # Mispredicted branch
    (E_icode == IJXX && !e_Cnd) ||
    # Stalling at fetch while ret passes through pipeline
     IRET in { D_icode, E_icode, M_icode };

bool E_bubble =
    # Mispredicted branch
    (E_icode == IJXX && !e_Cnd) ||
    # Load/use hazard
    E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB };
```

Control Combinations

Load/use

M	
E	Load
D	Use

Mispredict

M	
E	JXX
D	

ret 1

M	
E	
D	ret

ret 2

M	
E	ret
D	bubble

ret 3

|	
M	ret
E	bubble
D	bubble

Combination A

Combination B

- **Special cases that can arise on same clock cycle**

- **Combination A**
  - Not-taken branch
  - `ret` instruction at branch target

- **Combination B**
  - Instruction that reads from memory to `%rsp`
  - Followed by `ret` instruction

Control Combination A

Mispredict

ret 1

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal
Combination	*stall*	*bubble*	*bubble*	*normal*	*normal*

- Should handle as mispredicted branch
- Stalls F pipeline register
- But PC selection logic will be using M_valM anyway

Control Combination B

Load/use

M	
E	**Load**
D	**Use**

ret 1

M	
E	
D	**ret**

Combination B

Condition	F	D	E	M	W
Processing ret	**stall**	**bubble**	**normal**	**normal**	**normal**
Load/Use Hazard	**stall**	**stall**	**bubble**	**normal**	**normal**
Combination	*stall*	*bubble + stall*	*bubble*	*normal*	*normal*

- Would attempt to bubble *and* stall pipeline register D
- Signaled by processor as pipeline error

Handling Control Combination B

Load/use

M	
E	Load
D	Use

ret 1

M	
E	
D	ret

Combination B

Condition	F	D	E	M	W
Processing ret	**stall**	**bubble**	**normal**	**normal**	**normal**
Load/Use Hazard	**stall**	**stall**	**bubble**	**normal**	**normal**
Combination	*stall*	*stall*	*bubble*	*normal*	*normal*

- Load/use hazard should get priority
- `ret` instruction should be held in decode stage for additional cycle

Corrected Pipeline Control Logic

```
bool D_bubble =
    # Mispredicted branch
    (E_icode == IJXX && !e_Cnd) ||
    # Stalling at fetch while ret passes through pipeline
     IRET in { D_icode, E_icode, M_icode }
        # but not condition for a load/use hazard
        && !(E_icode in { IMRMOVQ, IPOPQ }
            && E_dstM in { d_srcA, d_srcB });
```

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	*stall*	*stall*	*bubble*	*normal*	*normal*

- Load/use hazard should get priority
- `ret` instruction should be held in decode stage for additional cycle

Pipeline Summary

- **Data Hazards**
  - Most handled by forwarding
    - No performance penalty
  - Load/use hazard requires one cycle stall

- **Control Hazards**
  - Cancel instructions when detect mispredicted branch
    - Two clock cycles wasted
  - Stall fetch stage while `ret` passes through pipeline
    - Three clock cycles wasted

- **Control Combinations**
  - Must analyze carefully
  - First version had subtle bug
    - Only arises with unusual instruction combinations