

Sequential Y86-64 wrap up

CSCI 237: Computer Organization
18th Lecture, Mar 21, 2025

Jeannie Albrecht

Administrative Details

- Lab 3
 - Due today-ish
- Please don't discuss the exam (yet)
- After break, all labs are C programs

Last time

- Sequential Y86-64 implementations (Ch 4.3)
 - Organizing Processes into Stages
 - SEQ Hardware Structure
 - SEQ Stage Implementations
 - SEQ Timing

Recap: Stage Computation: popq

(FYI this was actually correct!)

	popq rA	(Move $M_8[R[\%rsp]]$ to $R[rA]$)
Fetch	$\text{icode:ifun} \leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$ $\text{valP} \leftarrow PC+2$	Read instruction byte Read register byte Compute next PC
Decode	$\text{valA} \leftarrow R[\%rsp]$ $\text{valB} \leftarrow R[\%rsp]$	Read stack pointer Read stack pointer
Execute	$\text{valE} \leftarrow \text{valB} + 8$	Increment stack pointer
Memory	$\text{valM} \leftarrow M_8[\text{valA}]$	Read from stack
Write back	$R[\%rsp] \leftarrow \text{valE}$ $R[rA] \leftarrow \text{valM}$	Update stack pointer Write back result
PC update	$PC \leftarrow \text{valP}$	Update PC

- Use ALU to increment stack pointer
- Must update two registers
 - Popped value
 - New stack pointer

Today

- Sequential Y86-64 implementations (Ch 4.3)
 - Organizing Processes into Stages wrap up
 - SEQ Hardware Structure
 - SEQ Stage Implementations
 - SEQ Timing

Executing Conditional Moves

`cmovXX rA, rB`

2	fn	rA	rB
---	----	----	----

■ Fetch

- Read 2 bytes

■ Decode

- Read operand registers

■ Execute

- If !cond, then set destination register to 0xF

■ Memory

- Do nothing

■ Write back

- Update register (or not)

■ PC Update

- Increment PC by 2


rrmovq	2	0
cmovle	2	1
cmovl	2	2
cmove	2	3
cmovne	2	4
cmovge	2	5
cmovg	2	6

Stage Computation: Cond Move

	cmovXX rA, rB	
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC}+2$	Read instruction byte Read register byte Compute next PC
Decode	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow 0$	Read operand A
Execute	$\text{valE} \leftarrow \text{valB} + \text{valA}$ If ! Cond(CC,ifun) $\text{rB} \leftarrow 0xF$	Pass valA through ALU (Disable register update if !Cond)
Memory		
Write back	$R[\text{rB}] \leftarrow \text{valE}$	Write back result
PC update	$\text{PC} \leftarrow \text{valP}$	Update PC

- Read register rA and pass through ALU
- Cancel move by setting destination register to 0xF
 - If condition codes & move condition indicate no move

Executing Jumps



■ Fetch

- Read 9 bytes
- Increment PC by 9

■ Decode

- Do nothing

■ Execute

- Determine whether to take branch based on jump condition and condition codes

■ Memory

- Do nothing

■ Write back

- Do nothing

■ PC Update


- Set PC to Dest if branch taken or to incremented PC if not branch

Stage Computation: Jumps

	jXX Dest	
Fetch	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
	valC $\leftarrow M_8[PC+1]$	Read destination address
	valP $\leftarrow PC+9$	Fall through address
Decode		
Execute	Cnd $\leftarrow \text{Cond}(CC, ifun)$	Take branch?
Memory		
Write back		
PC update	PC $\leftarrow \text{Cnd} ? \text{valC} : \text{valP}$	Update PC

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Executing call



■ Fetch

- Read 9 bytes
- Increment PC by 9

■ Decode

- Read stack pointer

■ Execute

- Decrement stack pointer by 8

■ Memory

- Write incremented PC to new value of stack pointer

■ Write back

- Update stack pointer

■ PC Update


- Set PC to Dest

Stage Computation: `call`

	call Dest	
Fetch	$\text{icode:ifun} \leftarrow M_1[PC]$	Read instruction byte
	$\text{valC} \leftarrow M_8[PC+1]$	Read destination address
	$\text{valP} \leftarrow PC+9$	Compute return point
Decode	$\text{valB} \leftarrow R[\%rsp]$	Read stack pointer
Execute	$\text{valE} \leftarrow \text{valB} + -8$	Decrement stack pointer
Memory	$M_8[\text{valE}] \leftarrow \text{valP}$	Write return value on stack
Write back	$R[\%rsp] \leftarrow \text{valE}$	Update stack pointer
PC update	$PC \leftarrow \text{valC}$	Set PC to destination

- Use ALU to decrement stack pointer
- Store incremented PC

Executing `ret`



■ Fetch

- Read 1 byte

■ Decode

- Read stack pointer

■ Execute

- Increment stack pointer by 8

■ Memory

- Read return address from old stack pointer

■ Write back

- Update stack pointer

■ PC Update

- Set PC to return address

Stage Computation: `ret`

	ret	
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$	Read instruction byte
Decode	$\text{valA} \leftarrow R[\%rsp]$ $\text{valB} \leftarrow R[\%rsp]$	Read operand stack pointer Read operand stack pointer
Execute	$\text{valE} \leftarrow \text{valB} + 8$	Increment stack pointer
Memory	$\text{valM} \leftarrow M_8[\text{valA}]$	Read return address
Write back	$R[\%rsp] \leftarrow \text{valE}$	Update stack pointer
PC update	$\text{PC} \leftarrow \text{valM}$	Set PC to return address

- Use ALU to increment stack pointer
- Read return address from memory

Summary: Computation Steps

		OPq rA, rB	
Fetch	icode,ifun	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$	Read instruction byte
	rA,rB	$\text{rA:rB} \leftarrow M_1[\text{PC}+1]$	Read register byte
	valC		[Read constant word]
	valP	$\text{valP} \leftarrow \text{PC}+2$	Compute next PC
Decode	valA, srcA	$\text{valA} \leftarrow R[\text{rA}]$	Read operand A
	valB, srcB	$\text{valB} \leftarrow R[\text{rB}]$	Read operand B
Execute	valE	$\text{valE} \leftarrow \text{valB OP valA}$	Perform ALU operation
	Cond code	Set CC	Set/use cond. code reg
Memory	valM		[Memory read/write]
Write back	dstE	$R[\text{rB}] \leftarrow \text{valE}$	Write back ALU result
	dstM		[Write back memory result]
PC update	PC	$\text{PC} \leftarrow \text{valP}$	Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

Summary: Computation Steps

		call Dest	
Fetch	icode,ifun	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$	Read instruction byte
	rA,rB		[Read register byte]
	valC	$\text{valC} \leftarrow M_8[\text{PC}+1]$	Read constant word
	valP	$\text{valP} \leftarrow \text{PC}+9$	Compute next PC
Decode	valA, srcA		[Read operand A]
	valB, srcB	$\text{valB} \leftarrow R[\%rsp]$	Read operand B
Execute	valE	$\text{valE} \leftarrow \text{valB} + -8$	Perform ALU operation
	Cond code		[Set /use cond. code reg]
Memory	valM	$M_8[\text{valE}] \leftarrow \text{valP}$	Memory read/write
Write back	dstE	$R[\%rsp] \leftarrow \text{valE}$	Write back ALU result
	dstM		[Write back memory result]
PC update	PC	$\text{PC} \leftarrow \text{valC}$	Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

Summary of Computed Values

■ Fetch

icode	Instruction code
ifun	Instruction function
rA	Instr. Register A
rB	Instr. Register B
valC	Instruction constant
valP	Incremented PC

■ Decode

srcA	Register ID A
srcB	Register ID B
dstE	Destination Register E
dstM	Destination Register M
valA	Register value A
valB	Register value B

■ Execute

valE	ALU result
Cnd	Branch/move flag

■ Memory


valM	Value from memory
------	-------------------

Today

- Sequential Y86-64 implementations (Ch 4.3)
 - Organizing Processes into Stages wrapup
 - SEQ Hardware Structure
 - SEQ Stage Implementations
 - SEQ Timing

Recap: SEQ Stages


- Fetch
 - Read instruction from instr memory
- Decode
- Execute
 - Compute value or address
- Memory
 - Read or write data
- Write Back
 - Write program registers to register file
- PC update
 - Update program counter



SEQ Hardware

■ Key


- **Blue boxes:**
predesigned hardware blocks
 - E.g., memories, ALU
- **Gray boxes:**
control logic
 - Describe in HCL
- **White ovals:**
labels for signals
- **Thick lines:**
64-bit word values
- **Thin lines:**
4-8 bit values
- **Dotted lines:**
1-bit values




SEQ Hardware

■ Key

- Blue boxes:
 - predesigned hardware blocks
 - E.g., memories, ALU
- Gray boxes:
 - control logic
 - Describe in HCL
- White ovals:
 - labels for signals
- Thick lines:
 - 64-bit word values
- Thin lines:
 - 4-8 bit values
- Dotted lines:
 - 1-bit values



Fetch Logic




■ Predefined Blocks

- PC: Register containing PC
- Instruction memory: Read (up to) 10 bytes (PC to PC+9)
 - Signal invalid address
- Split: Divide instruction byte into icode and ifun
- Align: Get fields for rA, rB, and valC


Fetch Control Logic in HCL (gray boxes)

```
# Determine instruction code
int icode = [
    imem_error: INOP;
    1: imem_icode;
];
```

```
# Determine instruction function
int ifun = [
    imem_error: FNONE;
    1: imem_ifun;
];
```



Fetch Control Logic in HCL




```

bool need_regids =
    icode in { IRRMOVQ, IOPQ, IPUSHQ, IPOPQ,
               IIRMOVQ, IRMMOVQ, IMRMVQ };
bool instr_valid = icode in
    { INOP, IHALT, IRRMOVQ, IIRMOVQ, IRMMOVQ, IMRMVQ,
      IOPQ, IJXX, ICALL, IRET, IPUSHQ, IPOPQ };
    
```

SEQ Hardware

■ Key

- Blue boxes:
 - predesigned hardware blocks
 - E.g., memories, ALU
- Gray boxes:
 - control logic
 - Describe in HCL
- White ovals:
 - labels for signals
- Thick lines:
 - 64-bit word values
- Thin lines:
 - 4-8 bit values
- Dotted lines:
 - 1-bit values



Decode/Write-back Logic

■ Register File


- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 15 (0xF) (no access)

■ Control Logic

- srcA, srcB: read port addresses
- dstE, dstM: write port addresses

■ Signals

- Cnd: Indicate whether or not to perform conditional move
 - Computed in Execute stage



Source A

	OPq rA, rB	
Decode	valA $\leftarrow$ R[rA]	Read operand A
	cmovXX rA, rB	
Decode	valA $\leftarrow$ R[rA]	Read operand A
	rmmovq rA, D(rB)	
Decode	valA $\leftarrow$ R[rA]	Read operand A
	popq rA	
Decode	valA $\leftarrow$ R[%rsp]	Read stack pointer
	jXX Dest	
Decode		No operand
	call Dest	
Decode		No operand
	ret	
Decode	valA $\leftarrow$ R[%rsp]	Read stack pointer

```
int srcA = [
    icode in { IRRMOVQ, IRMMOVQ, IOPQ, IPUSHQ } : rA;
    icode in { IPOPOPQ, IRET } : RRSP;
    1 : RNONE; # Don't need register
];
```

Dest E

	OPq rA, rB	
Write-back	$R[rB] \leftarrow \text{valE}$	Write back result
	cmovXX rA, rB	
Write-back	$R[rB] \leftarrow \text{valE}$	Conditionally write back result
	rmmovq rA, D(rB)	
Write-back		None
	popq rA	
Write-back	$R[\%rsp] \leftarrow \text{valE}$	Update stack pointer
	jXX Dest	
Write-back		None
	call Dest	
Write-back	$R[\%rsp] \leftarrow \text{valE}$	Update stack pointer
	ret	
Write-back	$R[\%rsp] \leftarrow \text{valE}$	Update stack pointer


```
int dstE = [
    icode in { IRRMOVQ } && Cnd : rB;
    icode in { IIRMOVQ, IOPQ } : rB;
    icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RRSP;
    1 : RNONE; # Don't write any register
```

```
];
```

SEQ Hardware

■ Key

- Blue boxes:
 - predesigned hardware blocks
 - E.g., memories, ALU
- Gray boxes:
 - control logic
 - Describe in HCL
- White ovals:
 - labels for signals
- Thick lines:
 - 64-bit word values
- Thin lines:
 - 4-8 bit values
- Dotted lines:
 - 1-bit values



Execute Logic

■ Units

■ ALU

- Implements 4 required functions
- Generates condition code values

■ CC


- Register with 3 condition code bits

■ cond

- Computes conditional jump/move flag

■ Control Logic

- Set CC: Should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?



ALU A

	OPq rA, rB	
Execute	$\text{valE} \leftarrow \text{valB} \text{ OP } \text{valA}$	Perform ALU operation
	cmovXX rA, rB	
Execute	$\text{valE} \leftarrow 0 + \text{valA}$	Pass valA through ALU
	rmmovq rA, D(rB)	
Execute	$\text{valE} \leftarrow \text{valB} + \text{valC}$	Compute effective address
	popq rA	
Execute	$\text{valE} \leftarrow \text{valB} + 8$	Increment stack pointer
	jXX Dest	
Execute		No operation
	call Dest	
Execute	$\text{valE} \leftarrow \text{valB} + -8$	Decrement stack pointer
	ret	
Execute	$\text{valE} \leftarrow \text{valB} + 8$	Increment stack pointer

```

int aluA = [
    icode in { IRRMOVQ, IOPQ } : valA;
    icode in { IIRMOVQ, IRMMOVQ, IMRMOVQ } : valC;
    icode in { ICALL, IPUSHQ } : -8;
    icode in { IRET, IPOPOPQ } : 8;
    # Other instructions don't need ALU
];

```

ALU Op


	OPl rA, rB	
Execute	$\text{valE} \leftarrow \text{valB} \text{ OP } \text{valA}$	Perform ALU operation
	cmovXX rA, rB	
Execute	$\text{valE} \leftarrow 0 + \text{valA}$	Pass valA through ALU
	rmmovl rA, D(rB)	
Execute	$\text{valE} \leftarrow \text{valB} + \text{valC}$	Compute effective address
	popq rA	
Execute	$\text{valE} \leftarrow \text{valB} + 8$	Increment stack pointer
	jXX Dest	
Execute		No operation
	call Dest	
Execute	$\text{valE} \leftarrow \text{valB} + -8$	Decrement stack pointer
	ret	
Execute	$\text{valE} \leftarrow \text{valB} + 8$	Increment stack pointer

```
int alufun = [
    icode == IOPQ : ifun;
    1 : ALUADD;
];
```

SEQ Hardware

■ Key

- Blue boxes:
predesigned hardware blocks
 - E.g., memories, ALU
- Gray boxes:
control logic
 - Describe in HCL
- White ovals:
labels for signals
- Thick lines:
64-bit word values
- Thin lines:
4-8 bit values
- Dotted lines:
1-bit values




Memory Logic

■ Memory

- Reads or writes memory word

■ Control Logic


- stat: What is instruction status?
- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data



Instruction Status

■ Control Logic

- stat: What is instruction status?



```
## Determine instruction status
```

```
int Stat = [  
    imem_error || dmem_error : SADR;  
    !instr_valid: SINS;  
    icode == IHALT : SHLT;  
    1 : SAOK;  
];
```

SADR = bad address
SINS = invalid instr
SHLT = halt
SAOK = good to go!

Memory Address

	OPq rA, rB	
Memory		No operation
	rmmovq rA, D(rB)	
Memory	$M_8[\text{valE}] \leftarrow \text{valA}$	Write value to memory
	popq rA	
Memory	$\text{valM} \leftarrow M_8[\text{valA}]$	Read from stack
	jXX Dest	
Memory		No operation
	call Dest	
Memory	$M_8[\text{valE}] \leftarrow \text{valP}$	Write return value on stack
	ret	
Memory	$\text{valM} \leftarrow M_8[\text{valA}]$	Read return address

```
int mem_addr = [
    icode in { IRMMOVQ, IPUSHQ, ICALL, IMRMOVQ } : valE;
    icode in { IPOPOPQ, IRET } : valA;
    # Other instructions don't need address
];
```

Memory Read


	OPq rA, rB	
Memory		No operation
	rmmovq rA, D(rB)	
Memory	$M_8[valE] \leftarrow valA$	Write value to memory
	popq rA	
Memory	$valM \leftarrow M_8[valA]$	Read from stack
	jXX Dest	
Memory		No operation
	call Dest	
Memory	$M_8[valE] \leftarrow valP$	Write return value on stack
	ret	
Memory	$valM \leftarrow M_8[valA]$	Read return address

```
bool mem_read = icode in { IMRMOVQ, IPOPQ, IRET };
```

SEQ Hardware


■ Key

- Blue boxes:
 - predesigned hardware blocks
 - E.g., memories, ALU
- Gray boxes:
 - control logic
 - Describe in HCL
- White ovals:
 - labels for signals
- Thick lines:
 - 64-bit word values
- Thin lines:
 - 4-8 bit values
- Dotted lines:
 - 1-bit values



PC Update Logic

- New PC
 - Select next value of PC



PC Update

	OPq rA, rB	
PC update	PC $\leftarrow$ valP	Update PC
	rmmovq rA, D(rB)	
PC update	PC $\leftarrow$ valP	Update PC
	popq rA	
PC update	PC $\leftarrow$ valP	Update PC
	jXX Dest	
PC update	PC $\leftarrow$ Cnd ? valC : valP	Update PC
	call Dest	
PC update	PC $\leftarrow$ valC	Set PC to destination
	ret	
PC update	PC $\leftarrow$ valM	Set PC to return address

```

int new_pc = [
    icode == ICALL : valC;
    icode == IJXX && Cnd : valC;
    icode == IRET : valM;
    1 : valP;
];

```

**HAVE A
GREAT
SPRING
BREAK!**

