File Systems as Processes

Jing Liu, Andrea C. Arpaci-Dusseau, Remzi H. Arpaci-Dusseau, Sudarsun Kannan* University of Wisconsin-Madison, Rutgers University*

File Systems as Processes (FSP) ATLAS KAAN YILMAZ

Atlas Kaan Yilmaz

• Faster access latency on newer generations of SSDs

- Faster access latency on newer generations of SSDs
- The traditional FS design hinders performance gain

- Faster access latency on newer generations of SSDs
- The traditional FS design hinders performance gain
- Kernel trap overhead is a dominant cost

- Faster access latency on newer generations of SSDs
- The traditional FS design hinders performance gain
- Kernel trap overhead is a dominant cost
- FSP builds a direct-access FS as a user process


• Developer velocity

- Developer velocity
- Ensure integrity, concurrency, consistency as trusted computing

- Developer velocity
- Ensure integrity, concurrency, consistency as trusted computing
- Easier cluster management

- Developer velocity
- Ensure integrity, concurrency, consistency as trusted computing
- Easier cluster management
- FSP delivers high performance

FSP Architecture




Atlas Kaan Yilmaz

File Systems as Processes

3/6

In-Kernel VS FSP



Atlas Kaan Yilmaz

File Systems as Processes

CSCI 432

4/6

• Efficient Communication - IPC, multi-cores

- Efficient Communication IPC, multi-cores
- Frontend Thread Model management, locks, request collection

- Efficient Communication IPC, multi-cores
- Frontend Thread Model management, locks, request collection
- Process to IO Connection TCB, secure comm, clean-up, forks

- Efficient Communication IPC, multi-cores
- Frontend Thread Model management, locks, request collection
- Process to IO Connection TCB, secure comm, clean-up, forks
- Handling Requests interrupts, polling, buffers, scheduling

- Efficient Communication IPC, multi-cores
- Frontend Thread Model management, locks, request collection
- Process to IO Connection TCB, secure comm, clean-up, forks
- Handling Requests interrupts, polling, buffers, scheduling
- Legacy Design modern devices, multi-layer arch, limiting defects

• Faster write, read, direct access

- Faster write, read, direct access
- Sub-microsecond latency on IPC

- Faster write, read, direct access
- Sub-microsecond latency on IPC
- Comm channel scales well with number of threads

Cheers!

Atlas Kaan Yilmaz