# **Virtual Memory**

CSCI 237: Computer Organization 31st Lecture, Wednesday, November 19, 2025

**Kelly Shaw** 

Slides originally designed by Bryant and O'Hallaron @ CMU for use with Computer Systems: A Programmer's Perspective, Third Edition

# Last Time: Virtual Memory

- Address spaces (Ch 9.2)
- VM as a tool for caching (Ch 9.3)
- VM as a tool for memory management (Ch 9.4)
- VM as a tool for memory protection (Ch 9.5)

**Administrative Details** 

- Read CSAPP 9.9
- Lab #6 assigned due Dec. 5 at 5pm
- Colloquium talk on Friday at 2:35pm in Wege
  - Alexis Korb
  - Fronters in Modern Cryptography

2

# Today: Virtual Memory


- Address translation (Ch 9.6)
- Dynamic Memory Allocation (Ch 9.9)

# **Summary of Address Translation Jargon**

- Basic Parameters
  - N = 2<sup>n</sup>: Number of addresses in virtual address space
  - M = 2<sup>m</sup>: Number of addresses in physical address space
  - P = 2<sup>p</sup>: Page size (in bytes) of physical and virtual pages
- Components of the virtual address (VA)
  - **VPN**: Virtual page number
  - **VPO**: Virtual page offset
  - TLBI: TLB (Translation Lookaside Buffer) index
  - TLBT: TLB tag
- Components of the physical address (PA)
  - **PPN:** Physical page number
  - PPO: Physical page offset (same as VPO)

5

8



## Translating Virtual to Physical Addresses


- Control register (CR3) stores physical address of Page Table
- Given the page table's location, how does lookup work?
- Familiar approach: break up the address and index into our cache




Typically, how many bits is p?  $log_2(4096) \Rightarrow 12 bits$ 


What does the VPN tell us? Offset of our PTE in the page table

What does the VPO tell us? Offset of our data within the page







10




Address Translation With a Page Table Virtual address n-1 p p-1 Page table Virtual page number (VPN) Virtual page offset (VPO) base register Page table Valid Physical page number (PPN) Physical page table address for the current process Valid bit = 0: Page not in memory (page fault) What do we do on a page fault? Page fault exception handler reads physical page from disk and updates PTE for this VA.

11








Putting it all together: Address Translation

CPU Chip
CPU
MMU

The CPU generates a request for a virtual address
The MMU drives the page translation
Let's explore the interaction between the CPU, MMU, and Cache/memory on:
A page table hit
A page fault (miss)



#### Practice on Your Own

Suppose a system uses 2048B sized pages and addresses are specified using 32 bits. How many PTEs would be needed in the page table for a process? How many bits would be need to specify the virtual page offset (i.e., which byte in the page is being accessed)?

19

21

# Integrating VM and Cache: "The players" CPU MMU L1 Cache Memory


Digging Deeper: Integrating VM and Caching


CPU

MMU

SRAM
Cache/
Memory

DRAM
Memory





Integrating VM and Cache Slow case: Target PTE is not in SRAM - Need to go to slow DRAM even before we consider PTE our data request PTEA PTEA PTE Addr. CPU MMU Memory VA PA Data L1 Data cache

25

Integrating VM and Cache PTE Insight 1: Cache can hold page table entries, like any other data word! Insight 2: Address translation happens BEFORE cache lookup. VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address

Speeding up Translation with a TLB


- Problem: Page table entries (PTEs) are cached in L1 like any other memory word
  - PTEs may be evicted by other data references
  - Even a PTE hit pays a small L1 delay


24


26


- Solution: Translation Lookaside Buffer (TLB)
- Small set-associative hardware cache in MMU (part of CPU chip)
- Maps virtual page numbers to physical page numbers
- Contains complete page table entries for a small number of pages
- Each cache line holds one block consisting of a single PTE

Similar to Instruction and Data cache separation.









29 30

#### **TLB Fun Facts**

- May have separate instruction and data TLBs
- May have multiple levels of TLBs
- Who loads the TLB with entries?
  - Hardware-managed:
    - Page table walkers walk page table and update TLB
  - Software-managed TLB:
    - On TLB miss, OS walks page tables and loads TLB

31

### Page Table Structure

- Recall: A control register (CR3) holds the starting address of a process's page table
  - How big is a process's page table?
    - Size of a PTE (what is stored)?
    - Number of PTEs?
  - How big is a process's working set (roughly speaking)?
    - Stack size?
    - Heap size?
    - Code/text?
- Observations:
  - Page table is HUGE, but sparsely populated
- What data structures might we use to represent our page table?

Practice on Your Own

How many times might a TLB need to be accessed when executing a single instruction (from fetch to write back)?

32

# Multi-Level Page Tables: Concrete Example Suppose: Level 2

suppose:

4KB (2<sup>12</sup>) page size, 48-bit address space, 8-byte PTE

Problem?

- Would need a 512 GB page table!
- $2^{48} / 2^{12} = 2^{36} = \#$  entries in page table
- 2<sup>3</sup> bytes per entry
- $2^{48} * 2^{-12} * 2^3 = 2^{39}$  bytes in every page table
- Common solution: Multi-level page tables
- No need to waste space for unallocated pages!
- Example: 2-level page table
  - Level 1 table: each PTE points to a page table (always memory resident)
  - Level 2 table: each PTE points to a page (paged in and out like any other data)

34

33

**Tables** 

Level 1

**Table** 

