

Virtual Memory

CSCI 237: Computer Organization
31st Lecture, Wednesday, November 19, 2025

Kelly Shaw

Slides originally designed by Bryant and O'Hallaron @ CMU for use with Computer Systems: A Programmer's Perspective, Third Edition

1

1

Administrative Details

- Read CSAPP 9.9
- Lab #6 assigned due Dec. 5 at 5pm
- Colloquium talk on Friday at 2:35pm in Wege
 - Alexis Korb
 - Frontiers in Modern Cryptography

2

2

Last Time: Virtual Memory

- Address spaces (Ch 9.2)
- VM as a tool for caching (Ch 9.3)
- VM as a tool for memory management (Ch 9.4)
- VM as a tool for memory protection (Ch 9.5)

3

3

Today: Virtual Memory

- Address translation (Ch 9.6)
- Dynamic Memory Allocation (Ch 9.9)

4

4

Summary of Address Translation Jargon

Basic Parameters

- $N = 2^n$: Number of addresses in virtual address space
- $M = 2^m$: Number of addresses in physical address space
- $P = 2^p$: Page size (in bytes) of physical and virtual pages

Components of the virtual address (VA)

- **VPN**: Virtual page number
- **VPO**: Virtual page offset
- **TLBI**: TLB (Translation Lookaside Buffer) index
- **TLBT**: TLB tag


Components of the physical address (PA)

- **PPN**: Physical page number
- **PPO**: Physical page offset (same as VPO)

5

Translating Virtual to Physical Addresses

- Control register (CR3) stores physical address of Page Table
- Given the page table's location, how does lookup work?
 - Familiar approach: break up the address and index into our cache




Typically, how many bits is p? $\log_2(4096) \Rightarrow 12$ bits

What does the VPN tell us? Offset of our PTE in the page table

What does the VPO tell us? Offset of our data within the page


6

Address Translation With a Page Table




8

Address Translation With a Page Table




9

Address Translation With a Page Table



10


Address Translation With a Page Table



What do we do on a page fault? Page fault exception handler reads physical page from disk and updates PTE for this VA.


11

Address Translation With a Page Table



12


Address Translation With a Page Table



What does a hit mean? The PTE contains the PPN.
Are we done? No. A physical address consists of a PPN and a PPO. We still need the PPO...


13

Address Translation With a Page Table



14


Putting it all together: Address Translation



- The CPU generates a request for a virtual address
- The MMU drives the page translation
- Let's explore the interaction between the CPU, MMU, and Cache/memory on:
 - A page table hit
 - A page fault (miss)

16

Address Translation: Page Hit




- Processor sends virtual address to MMU
- 3) MMU fetches PTE from page table in cache/memory
- 4) MMU sends physical address to cache/memory
- 5) Cache/memory sends data word to processor

**Page hit
handled
entirely by
hardware!**

17

Address Translation: Page Fault



- Processor sends virtual address to MMU
- 3) MMU fetches PTE from page table in cache/memory
- 4) Valid bit is zero, so MMU triggers page fault exception
- 5) Handler identifies victim PTE (and, if dirty, swaps it out to disk)
- 6) Handler pages in new page and updates PTE in memory
- 7) Handler returns to original process. Original process restarts faulting instruction

**Restarted
instruction
should now
hit.**

18


Practice on Your Own

- Suppose a system uses 2048B sized pages and addresses are specified using 32 bits. How many PTEs would be needed in the page table for a process? How many bits would be need to specify the virtual page offset (i.e., which byte in the page is being accessed)?

19

19


Digging Deeper: Integrating VM and Caching



20

20


Integrating VM and Cache: “The players”



21

21

Integrating VM and Cache: “The game”



VA: virtual address, PA: physical address,
PTE: page table entry, PTEA = PTE address


Data transfer depends on address translation

22

22

Integrating VM and Cache

*Fast case: Target PTE is cached
- on a PTE hit, no need to go
to slow DRAM to resolve
address
(may still need to for data)*




VA: virtual address, PA: physical address,
PTE: page table entry, PTEA = PTE address

23

Integrating VM and Cache

*Slow case: Target PTE is not in SRAM
- Need to go to slow DRAM
even before we consider
our data request*



24

Integrating VM and Cache

Insight 1: Cache can hold page table entries, like any other data word!

Insight 2: Address translation happens BEFORE cache lookup.

VA: virtual address, PA: physical address,
PTE: page table entry, PTEA = PTE address

25

Speeding up Translation with a TLB


- **Problem:** Page table entries (PTEs) are cached in L1 like any other memory word
 - PTEs may be evicted by other data references
 - Even a PTE hit pays a small L1 delay
- **Solution:** *Translation Lookaside Buffer* (TLB)
 - Small set-associative **hardware cache** in MMU (part of CPU chip)
 - Maps virtual page numbers to physical page numbers
 - Contains complete page table entries for a small number of pages
 - Each cache line holds one block consisting of a single PTE

Similar to Instruction and Data cache separation.

26

Accessing the TLB


- MMU uses the VPN portion of the virtual address to access the TLB:



27


Accessing the TLB

- MMU uses the VPN portion of the virtual address to access the TLB:



28


TLB Hit



A TLB hit eliminates a memory access.
All steps in address *translation* happen inside MMU and are fast.

29

TLB Miss



A TLB miss incurs an additional memory access (the PTE).
Fortunately, TLB misses are rare. Thanks, locality!

30

TLB Fun Facts

- May have separate instruction and data TLBs
- May have multiple levels of TLBs
- Who loads the TLB with entries?
 - Hardware-managed:
 - Page table walkers walk page table and update TLB
 - Software-managed TLB:
 - On TLB miss, OS walks page tables and loads TLB

31

31

Practice on Your Own

- How many times might a TLB need to be accessed when executing a single instruction (from fetch to write back)?

32

32

Page Table Structure


- Recall: A control register (CR3) holds the starting address of a process's page table
 - How big is a process's page table?
 - Size of a PTE (what is stored)?
 - Number of PTEs?
 - How big is a process's working set (roughly speaking)?
 - Stack size?
 - Heap size?
 - Code/text?
- Observations:
 - Page table is HUGE, but sparsely populated
- What data structures might we use to represent our page table?

33

33

Multi-Level Page Tables: Concrete Example

- Suppose:
 - 4KB (2^{12}) page size, 48-bit address space, 8-byte PTE
- Problem?
 - Would need a 512 GB page table!
 - $2^{48} / 2^{12} = 2^{36} = \# \text{ entries in page table}$
 - $2^3 \text{ bytes per entry}$
 - $2^{48} * 2^{-12} * 2^3 = 2^{39} \text{ bytes in every page table}$
- Common solution: Multi-level page tables
 - No need to waste space for unallocated pages!
- Example: 2-level page table
 - Level 1 table: each PTE points to a page table (always memory resident)
 - Level 2 table: each PTE points to a page (paged in and out like any other data)



34

34

A Two-Level Page Table Hierarchy

