

Storage Technologies and Caches

CSCI 237: Computer Organization
27th Lecture, Monday, November 11, 2024

Kelly Shaw

Slides originally designed by Bryant and O'Hallaron @ CMU for use with Computer Systems: A Programmer's Perspective, Third Edition

1

1

Administrative Details

- Read CSAPP 6.4-6.6
- Lab #5 checkpoint due Wednesday at 11pm
 - Use getopt() to parse command line arguments
 - Look at slides on lab assignment page for example uses of getopt()
- If you want to find a study buddy, please send me an email

2

2

Last Time: Exceptions and Storage

- Construction of a pipelined datapath for Y86
 - Exceptions
- Storage technologies and trends (Ch 6.1)
 - Memory technologies
- Locality of reference (Ch 6.2)
- The memory hierarchy (Ch 6.3)

3


3

Today: Storage and Caches

- Storage technologies and trends (Ch 6.1)
 - Memory technologies
- Cache memory organization and operation (Ch 6.4)

4

4



Random-Access Memory (RAM)

- Key features
 - RAM is traditionally packaged as a chip
 - Basic storage unit is normally a **cell** (one bit per cell)
 - Multiple RAM chips form a memory
- RAM comes in two varieties:
 - SRAM (Static RAM)
 - Stores bits in **bistable** cells
 - DRAM (Dynamic RAM)
 - Stores bits as charge on capacitors

6


SRAM vs DRAM Summary

	Trans. per bit	Access time	Needs refresh?	Needs EDC?	Cost	Applications
SRAM	4 or 6	1X	No	No	1000x	Cache memories
DRAM	1	10X	Yes	Yes	1X	Main memories, frame buffers

Persistent?

Sensitive to disturbances?


7



Reading DRAM Supercell (2,1)

Step 1(a): Row access strobe (**RAS**) selects row 2.

Step 1(b): Row 2 copied from DRAM array to row buffer.




9

Reading DRAM Supercell (2,1)


Step 2(a): Column access strobe (**CAS**) selects column 1.

Step 2(b): Supercell (2,1) copied from buffer to data lines, and eventually back to the CPU.



10

Memory Modules



11

Enhanced DRAMs

- Basic DRAM cell has not changed since its invention in 1966.
 - Commercialized by Intel in 1970.
- DRAM cores with better interface logic and faster I/O:
 - Synchronous DRAM (**SDRAM**)
 - Uses a conventional clock signal instead of asynchronous control
 - Allows reuse of the row addresses which leads to faster output rate
 - Double data-rate synchronous DRAM (**DDR SDRAM**)
 - Double edge clocking sends two bits per cycle per pin
 - Different types distinguished by size of small prefetch buffer:
 - DDR (2 bits), DDR2 (4 bits), DDR3 (8 bits)
 - By 2010, standard for most server and desktop systems
 - Intel Core i7 supports DDR3 and DDR4 (8 bits, but faster) SDRAM


12

Today: Storage and Caches

- Storage technologies and trends (Ch 6.1)
 - Memory technologies
- Cache memory organization and operation (Ch 6.4)

23

23



24

24

General Caching Concepts: Types of Cache Misses


- **Compulsory miss**
 - Compulsory misses occur because the cache is empty, or *cold*.
- **Conflict miss**
 - Most caches limit blocks at level $k+1$ to a small subset (sometimes a singleton) of the block positions at level k .
 - E.g. Block i at level $k+1$ must be placed in block $(i \bmod 4)$ at level k .
 - Conflict misses occur when the level k cache is large enough, but multiple data objects all map to the same level k block.
 - E.g. Referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time
- **Capacity miss**
 - Occurs when the set of active cache blocks (*working set*) is larger than the cache.

25

25

Cache Memories


- **Cache memories** are small, fast SRAM-based memories managed automatically in hardware
 - Hold frequently accessed blocks of main memory
- CPU looks first for data in cache
- Typical system structure:



26


26

What it Really Looks Like




27

What it Really Looks Like (Cont.)




28

Example Memory Hierarchy



29

Example Memory Hierarchy



30


Quick Review: Hash tables

- Hash tables store keys and values
- How do we store a set of strings in a hash table with open addressing (linear probing)?
 - Put(k, v)
 - Get(k, v)
- At a high level, cache organization will mimic this behavior

31

31

General Cache Organization (S, E, B)



32

32

Connection Between Locality and Cache


- Blocks = spatial locality
- Retrieving and keeping in cache = temporal locality

33

33

Caches: key = address, value = data


- Caches store subsets of our data
- (64-bit) addresses uniquely identify our data
- We need a scheme to look up/store data using address as its key
 - We divide an address into fixed-size "sections"
 - The size of each section is determined by the cache parameters (S, E, B)
 - Each section plays a different role in the cache lookup process



34

34


Cache Read



35

Example: Direct Mapped Cache ($E = 1$)

Direct mapped: One line per set
Assume: cache block size 8 bytes



36