Exceptions and the Memory Hierarchy

CSCI 237: Computer Organization 26th Lecture, Friday, November 7, 2025

Kelly Shaw

Slides originally designed by Bryant and O'Hallaron @ CMU for use with Computer Systems: A Programmer's Perspective, Third Editio

Τ.

Last Time: The Y86 Pipelined Datapath

- Construction of a pipelined datapath for Y86
 - Control hazards
 - Branch prediction
 - Exceptions

Administrative Details

- Lab #5 checkpoint due Tuesday at 11pm
- Read CSAPP 6.2-6.4
- Apply to be a TA by TODAY!

2


Today: Exceptions and Storage

- Construction of a pipelined datapath for Y86
- Exceptions
- Storage technologies and trends (Ch 6.1)
 - Memory technologies
- ■The memory hierarchy (Ch 6.3)
- Locality of reference (Ch 6.2)

2


Exceptions in Pipeline Processor #1 irmovq \$100,%rax rmmovq %rax,0x10000(%rax) # Invalid address # Invalid instruction code .byte 0xFF 1 2 3 4 5 0x000: irmovq \$100,%rax F D E M W Exception 0x00a: rmmovq %rax,0x10000(%rax) F DEM detected 0×014 : nop F D E 0×015 : .byte $0 \times FF$ F D Exception detected Desired Behavior rmmovq should cause exception Following instructions should have no effect on processor state

5



Exceptions in Pipeline Processor #2 0x000: # Set condition codes xorq %rax, %rax 0x002: # Not taken ine t 0x00b: irmovq \$1,%rax 0x015: irmovq \$2,%rdx 0x01f: halt 0x020: t: .byte 0xFF # Target 1 2 3 4 5 6 7 8 9 0x000: xorq %rax, %rax F D E M W 0x002: F D E M W F D E M W 0x020: t: .byte 0xFF 0x???: (I'm lost!) D E M W F D E M W irmovq \$1,%rax Exceptión detected Desired Behavior No exception should occur

6



Avoiding Side Effects

- Presence of Exception Should Disable State Update
 - Invalid instructions are converted to pipeline bubbles
 - Except have stat indicating exception status
 - Data memory will not write to invalid address
 - Prevent invalid update of condition codes
 - Detect exception in memory stage
 - Disable condition code setting in execute
 - Must happen in same clock cycle
 - Handling exception in final stages
 - When detect exception in memory stage
 - Start injecting bubbles into memory stage on next cycle
 - When detect exception in write-back stage
 - Stall excepting instruction

9

Practice on Your Own

■ When we talk about the performance of a pipelined datapath, we talk about CPI, or Cycles Per Instruction, which is the number of cycles it takes to complete each instruction on average. Ideally, CPI=1. Suppose that 20% of our instructions were control instructions and that we mispredicted the target of these control instructions 10% of the time, causing a two wasted cycles (stall cycles) on each misprediction. Assume all other instructions have a CPI of 1. What would be the CPI for this system?

Rest of Real-Life Exception Handling

- Call Exception Handler
 - Push PC onto stack
 - Either PC of faulting instruction or of next instruction
 - Usually pass through pipeline along with exception status
 - Jump to handler address
 - Usually fixed address
 - Defined as part of ISA

11

Practice In Class

irmovq \$1, %rsi
 mrmovq (%rdi), %r8
 irmovq \$4, %r9
 subq %r8, %r9
 jne L1 # taken
 addq %rsi, %rax
 L1: rmmovq %r8, 8(%rdi)
 addq %r8, %rax

- Pipeline: Fetch, Decode, Ex1, Ex2, Mem1, Mem2, Writeback
- Data forwarding used between Mem2 and Ex1 and between Ex2 and Ex1
 - Also between Mem1 and Ex1
- Control instructions don't determine the next instruction until end of Ex2
- The pipeline uses predict-not-taken branch prediction scheme

13

Practice in Class

- irmovq \$1, %rsi
 mrmovq (%rdi), %r8
- 3. irmovq \$4, %r9
- 4. subq %r8, %r9
- 5. jne L1 # take
- 6. addq %rsi, %rax
- 7. L1: rmmovq %r8, 8(%rdi)
- 8. addq %r8, %rax
- Figure out RAW dependences that require stalling
- Figure out controls due to control.

14

Today: Exceptions and Storage

- Construction of a pipelined datapath for Y86
 - Exceptions
- Storage technologies and trends (Ch 6.1)
 - Memory technologies
- ■The memory hierarchy (Ch 6.3)
- Locality of reference (Ch 6.2)

```
Practice in Class

1) irmore $1,7000 FD EIE2 MI M2 W & forwarding

3) mormore (Poordi), 7.68 FD EIE2 MI M2 W

3) irmore 944, 7.69 FD EIE2 MI M2 W

4) subay 9008, 2009

5) july

F F F D EI & M W

F F F D EI & MIMED

F D EI & MIMED


F D EI & MI MED

F D EI & MI MED

T noted in class variably that there was a forwarding path between

M and EI
```

15



17

Nonvolatile Memories

- DRAM and SRAM are **volatile** memories
 - Lose information if powered off
- Nonvolatile memories retain value even if powered off
 - Read-only memory (ROM): programmed during production
 - Programmable ROM (PROM): can be programmed once
 - Eraseable PROM (EPROM): can be bulk erased w/ UV light
 - Electrically eraseable PROM (EEPROM): electronic erase capability
 - Flash memory: EEPROMs. with partial (block-level) erase capability
 - Wears out after about 100,000 erasings
- Uses for Nonvolatile Memories
 - Firmware programs stored in a ROM (BIOS, controllers for disks, network cards, graphics accelerators, security subsystems,...)
 - Solid state disks (replace rotating disks in thumb drives, smart phones, mp3 players, tablets, laptops,...)
 - Disk caches


19

Memory Read Transaction (1) CPU places memory address A on the memory bus. Register file Load operation: movq A, %rax Main memory Bus interface Main memory A

Traditional Bus Structure Connecting CPU and Memory


A bus is a collection of parallel wires that carry address, data, and control signals.

Buses are typically shared by multiple devices.




20

22



Main memory reads A from the memory bus, retrieves word x, and places it on the bus.




21

Memory Read Transaction (3) ■ CPU reads word x from the bus and copies it into register %rax. Register file Load operation: movq A, %rax Main memory I/O bridge Bus interface

Memory Write Transaction (1) ■ CPU places address A on bus. Main memory reads it and waits for the corresponding data word to arrive. Register file Store operation: movq %rax, A Main memory **Bus interface**

23




Memory Write Transaction (3) Main memory reads data word y from the bus and stores it at address A. Store operation: movq %rax, A Main memory **Bus interface**

24

Today: Exceptions and Storage

- Construction of a pipelined datapath for Y86
 - Exceptions
- Storage technologies and trends (Ch 6.1)
 - Memory technologies
- ■The memory hierarchy (Ch 6.3)
- Locality of reference (Ch 6.2)

27



Mapping Program Addresses into Memory Hierarchy 0x7fffffffMain memory (DRAM) Uninitialized Dat Local secondary storage (local disks) (Heap) Initialized Dat 0x10000000x40000Reserved 0x0Virtual address space Memory hierarchy