# **Branch Prediction, Exceptions, and**

CSCI 237: Computer Organization 25<sup>th</sup> Lecture, Wednesday, November 5, 2025

**Kelly Shaw** 

Slides originally designed by Bryant and O'Hallaron @ CMU for use with Computer Systems: A Programmer's Perspective, Third Edition

# Last Time: Overcoming Hazards

- Data Forwarding
- Branch Prediction


#### **Administrative Details**

- Lab #5 checkpoint due Tuesday at 11pm
- Read CSAPP Ch. 4.6 and 6.1-6.2
- Apply to be a TA by Nov. 7
- Faculty candidate engagement

2

# Today: Branch Prediction, Exceptions, and Storage

- Branch Prediction
- Exceptions
- Storage technologies and trends (Ch 6.1)
  - Memory technologies



7


**Branch Prediction** 

rrmovq %r8, %r10 for(i; i < n; i++) subq %r9, %r10 //do some work jge end loop: #do some workif i-n < 0 irmovq \$1, %r11 addq %r11, %r8 #i++ rrmovq %r8, %r10 subq %r9, %r10 #i-n jl loop #i-n<0 Is jge often taken or not taken? Not Taken Is jl often taken or not taken?

Conclusion: We want a prediction that is unique to each branch. Look up prediction by  $\ensuremath{\text{PC}}$ 

6

Time->



```
Branch Prediction
       rrmovg %r8, %r10
                                          for(i; i<n;i++)
       subq %r9, %r10
                            #i-n
                                                 //do some work
       jge end
                                                Consider two loop
loop: #do some workif i-n < 0
                                                instances for a single
       irmovq $1, %r11
       addg %r11, %r8
                            #i++
                                               the predictor persists
       rrmovg %r8, %r10
                                                 across iterations.
       subg %r9, %r10
                            #i-n
       jl loop
                            #i-n<0
end:
Iteration
                 2 ... x
                              1 2 ... y
              0
CurState
Prediction
Reality
NextState
```

9

11

```
Branch Prediction
       rrmovq %r8, %r10
                          #i
                                       for(i: i<n:i++)
      subq %r9, %r10
                          #i-n
                                             //do some work
      ige end
loop: #do some workif i-n < 0
      irmovq $1, %r11
       addg %r11, %r8
                          #i++
       rrmovq %r8, %r10
       subq %r9, %r10
                          #i-n
       jl loop
                          #i-n<0
end:
Iteration
            1 2 ... x
                            1 2 ... y
CurState
            0 1
Prediction
            NT T
Reality
NextState
```

```
Branch Prediction
       rrmovq %r8, %r10
                          #i
                                       for(i; i<n;i++)
       subq %r9, %r10
                          #i-n
                                             //do some work
       jge end
loop: #do some workif i-n < 0
       irmovq $1, %r11
       addq %r11, %r8
                          #i++
       rrmovq %r8, %r10
       subq %r9, %r10
                          #i-n
       jl loop
                          #i-n<0
end:
Iteration
            1 2 ... x 1 2 ... y
CurState
Prediction
            NT
Reality
NextState
```

10

```
Branch Prediction
       rrmovq %r8, %r10
                          #i
                                        for(i; i<n;i++)
       subq %r9, %r10
                          #i-n
                                              //do some work
       ige end
loop: #do some workif i-n < 0
       irmovq $1, %r11
       addg %r11, %r8
                          #1++
       rrmovq %r8, %r10
       subq %r9, %r10
                          #i-n
       jl loop
                          #i-n<0
end:
Iteration
                            1 2 ... y
CurState
Prediction
            NT T
Reality
                     NT
NextState
```

#### **Branch Prediction** rrmovg %r8, %r10 for(i; i<n;i++) subq %r9, %r10 //do some work jge end loop: #do some workif i-n < 0 irmovq \$1, %r11 addg %r11, %r8 #1++ rrmovg %r8, %r10 subg %r9, %r10 #i-n #i-n<0 jl loop end: Iteration 1 2 ... x 1 2 ... y CurState 0 1 Prediction NT T NT Reality T T NT T NextState

13

15

```
Branch Prediction
       rrmovq %r8, %r10
                                        for(i; i<n;i++)
       subg %r9, %r10
                                              //do some work
       ige end
loop: #do some workif i-n < 0
                                     When are we wrong?????
      irmovq $1, %r11
      addq %r11, %r8
                               First and last iteration of each loop
      rrmovq %r8, %r10
                          #i-n
       subq %r9, %r10
                          #i-n<0
       jl loop
Iteration
             1 2 ... x
                            1 2 ... y
CurState
Prediction
            NT T
                     NT
                                     NT
Reality
NextState
```

```
Branch Prediction
      rrmovq %r8, %r10
                         #i
                                     for(i; i<n;i++)
      subg %r9, %r10
                         #i-n
                                           //do some work
      ige end
loop: #do some work if i-n < 0
      irmovq $1, %r11
      addq %r11, %r8
                         #i++
      rrmovq %r8, %r10
      subq %r9, %r10
                         #i-n
      jl loop
                         #i-n<0
end:
            1 2 ... x
Iteration
                           1 2 ... y
CurState
            0 1
                    1
                           0 1 1
Prediction
           NT T
                     Τ
                          NT T
            T T
                          T T
Reality
                   NT
NextState
                           1 1
```

```
High-level Overview: Simplest Branch
Predictors

Branch History Table (BHT)

Memory indexed by lower portion of address PC 100...... 10110

Entry contains few bits specifying prediction

Accessed in IF stage so fetching of target occurs in next cycle
```

### High Level Overview: Real Branch Predictors

- Limited space, so different branches may map to the same predictor
- errors?
- TargetPC saved with predictor

17

# High Level Overview: Branch Target Buffer (BTB) PC of branch instruction Look up Look up No If there is a match on PC of branch, corresponding predicted target instruction address returned

**Branch Prediction** 


- If we're going to predict taken, we need to know where to branch to earlier than when we determine where the branch actually goes.
- How?

18

#### **Real Branch Predictors**

- Branch History Table (BHT)
  - Stores predictions for individual branch instructions
  - Store more than 1 bit to increase prediction accuracy
- Branch Target Buffer (BTB)
  - For branches that are predicted taken, stores target address
- Both accessed in FETCH stage on jump instructions

19 20




#### **Real Branch Predictors**

- Branch History Table (BHT)
  - Stores predictions for individual branch instructions
  - Store more than 1 bit to increase prediction accuracy
- Branch Target Buffer (BTB)
  - For branches that are predicted taken, stores target address
- Both accessed in FETCH stage on jump instructions
- Both updated after EXECUTE stage

21

22



# **Advantages of Branch Prediction**

- Highly predictable branches have no stalls
- Works well with loops.
- All hardware no compiler necessary

#### Disadvantages/Limits of Branch Prediction

- Large penalty when wrong
  - Badly behaved branches kill performance
- Large amount of chip area used for BTB and BHT
- Non-productive instructions waste energy and dissipate heat

25

#### **Pipeline Summary**

- Concept
  - Break instruction execution into 5 stages
  - Run instructions through in pipelined mode
- Limitations
  - Can't handle dependencies between instructions when instructions follow too closely
  - Data dependencies
    - One instruction writes register, later one reads it
  - Control dependencies
    - Instruction sets PC in way that pipeline did not predict correctly
- Solutions to hazards other than stalling
  - Data hazards

27

- Data forwarding
- Control hazards
  - Branch prediction

#### What about unconditional control instructions?

- call and unconditional jmp always use target in instruction
  - Have to decode the instruction to get those values
  - But you could use branch prediction for those as well to prevent stalling
- ret may go back to multiple locations if called from multiple locations
  - Can stall until return address obtained from memory
  - Return address prediction can be done via a stack in HW

#### Why Should Programmers Care

- Performance matters
  - Lots of branches that aren't predictable will slow down your code
    - Why conditional moves are good
  - Lots of data dependences slow down your code too
- In general, compiler and hardware optimizations do a good job
  - But, the compiler can't always determine if there is a true data dependence when pointers are being used
  - Sometimes hardware will mispredict branches and result in wasted cycles
- Sometimes we can restructure our code to make things easier for the compiler
- Remove unnecessary branches or move them out of loops, link different cases together (if/else if/else instead of sequence of if statements)
- Loop unrolling
  - Make loop bodies longer so more instructions to choose from

28

26

#### Practice on Your Own

Draw the pipeline diagram for the following code, assuming predict not taken but with the reality of the branch specified in comments

30

# Dealing w/ Exceptions

- Conditions under which processor cannot continue normal op
- Causes
  - Halt instruction
  - Bad address for instruction or data
  - Invalid instruction
- Typical Desired Action
  - Complete some instructions
    - Either current or previous (depends on exception type)
  - Discard others
  - Call exception handler
    - Like an unexpected procedure call
- Our Implementation
  - Halt when instruction causes exception

Today: Branch Prediction, Exceptions, and Storage

- Branch Prediction
- Exceptions

31

- Storage technologies and trends (Ch 6.1)
  - Memory technologies

**Exception Examples** 

Detect in Decode Stage

jmp \$-1 # Invalid jump target

.byte 0xFF # Invalid instruction code

halt # Halt instruction

Detect in Memory Stage

irmovq \$100, %rax
rmmovq %rax, 0x10000(%rax) # invalid address

#### Exceptions in Pipeline Processor #1 irmovq \$100,%rax rmmovq %rax,0x10000(%rax) # Invalid address .byte 0xFF # Invalid instruction code 1 2 3 4 5 F D E M W 0x000: irmovq \$100,%rax Exception 0x00a: rmmovq %rax,0x10000(%rax) F D E M \* detected F D E 0x014: **nop** $0 \times 015$ : .byte $0 \times FF$ F D Exception detected Desired Behavior rmmovq should cause exception Following instructions should have no effect on processor state