

The Y86 Pipelined Datapath: Data and Control Hazards

CSCI 237: Computer Organization
24th Lecture, Monday, November 4, 2024
Kelly Shaw

Slides originally designed by Bryant and O'Hallaron @ CMU for use with Computer Systems: A Programmer's Perspective, Third Edition

1

1

Administrative Details

- Lab #4 due **Thursday** at 11pm
- Partner signup for lab 5 by Wednesday at noon
- Read CSAPP Ch. 4.4-4.5

2

2

Last Time: The Y86 Datapath

- Construction a single-cycle datapath for Y86
- Pipelining Concepts

3

3

Today: The Y86 Pipelined Datapath

- Construction of a pipelined datapath for Y86
 - Adding pipeline registers
 - Data hazards
 - Ways to deal with data hazards
 - Stalling
 - Data forwarding
 - Control hazards
 - Branch prediction

4

4

Obstacles to speedup in Pipelining




- 1.
- 2.
- Ideal cycle time w/out above limitations with n stage pipeline:

5

5

Obstacles to speedup in Pipelining




- 1. Uneven Stages
- 2.
- Ideal cycle time w/out above limitations with n stage pipeline:

6

6

Obstacles to speedup in Pipelining



- 1. Uneven Stages
- 2. Pipeline Register Delay
- Ideal cycle time w/out above limitations with n stage pipeline:

7

7


Obstacles to speedup in Pipelining




- 1. Uneven Stages
- 2. Pipeline Register Delay
- Ideal cycle time w/out above limitations with n stage pipeline:
 - OldCycleTime / n

8


8




9







10




11




12







17




18




19




20



21



22




23

In what cycle was %rsi written?

In what cycle was %r9 read?

In what cycle was the addq executed?



24

In what cycle was %rsi written? 6


In what cycle was %r9 read?

In what cycle was the addq executed?

In what cycle was %rsi written? 6

In what cycle was %r9 read? 5

In what cycle was the Add executed?




25

In what cycle was %rsi written? 6

In what cycle was %r9 read? 5

In what cycle was the addq executed? 3




26

Incorrect Execution

Easy Right? Not so fast.

In what cycle does the addq write %rsi?

In what cycle does the xor read %rsi?




27

Easy Right? Not so fast.

In what cycle does the addq write %rsi? cycle 5


In what cycle does the xor read %rsi?



28

Easy Right? Not so fast.

In what cycle does the addq write %rsi? **cycle 5**
 In what cycle does the xor read %rsi? **cycle 3**




29

29

Easy Right? Not so fast.

In what cycle does the addq write %rsi? **cycle 5**
 In what cycle does the xor read %rsi? **cycle 3**

Ahhhh! Values can not pass backwards in time



30

30

How Could We Solve this Problem?

- Compiler could add `nop` instructions before later instruction
- We can add circuitry to detect the problem and stall the second instruction

31


31

Correct, Slow Execution

Easy Right? Not so fast.

In what cycle does the addq write %rsi? **cycle 5**
 In what cycle does the xor read %rsi? **cycle 6**

☀ Stall - wasted cycles



32

32


Correct, Slow Execution

Easy Right? Not so fast.

In what cycle does the addq write %rsi? 1st half of cycle 5

In what cycle does the xor read %rsi? 2nd half of cycle 5

☀ Stall - wasted cycles



33

Correct


Only Register File rd/wr in half a cycle. All other stages take a full cycle – this is because of shared hardware

Easy Right? Not so fast

In what cycle does the addq write %rsi? 1st half of cycle 5

In what cycle does the xor read %rsi? 2nd half of cycle 5

☀ Stall - wasted cycles




34

Incorrect Execution caused by Data Hazard

In what cycle does the rmmovq write %rsi?

In what cycle does the xor read %rsi?




36

Incorrect Execution caused by Data Hazard

In what cycle does the rmmovq write %rsi? 1st half of cycle 5


In what cycle does the xor read %rsi?



37

Incorrect Execution caused by Data Hazard


In what cycle does the mrmovq write %rsi? 1st half of cycle 5
In what cycle does the xor read %rsi? 2nd half of cycle 3



38

Incorrect Execution caused by Data Hazard


In what cycle does the mrmovq write %rsi? 1st half of 5
In what cycle does the xor read %rsi? 2nd half of 3



39

Incorrect Execution caused by Data Hazard


In what cycle does the mrmovq write %rsi? 1st half of 5
In what cycle does the xor read %rsi? 2nd half of 3



40

Data Hazard

In what cycle does the mrmovq write %rsi? 1st half of 5
In what cycle does the xor read %rsi? 2nd half of 3



41

Barriers to pipelined performance

- Uneven stages
- Pipeline register delays

42

42

Barriers to pipelined performance

- Uneven stages
- Pipeline register delays
- Data Hazards

43

43

Barriers to pipeline performance

- Uneven stages
- Pipeline register delays
- Data Hazards
 - An instruction depends on the result of a previous instruction still in the pipeline and that dependence has the potential to cause erroneous computation

44

44

Practice on Your Own

- Consider the Y86-64 code below. Are there any potential problems due to data hazards in this code?

```
mrmovq    (%rdi), %r8
irmovq    $4, %r9
addq      %r9, %r8
rmmovq    %r8, (%rdi)
```

45

45

Read After Write (RAW) Data Dependences

- When a later instruction depends on the result of an earlier instruction
- If instructions are close enough in pipeline, later instruction may need to be stalled to ensure correctness

46


RAW – Read after Write

```
addq %r8, %rsi
subq %rsi, %r9
xor  %rax, %rax
addq %rdi, %rdi
```

47

Identify the RAW dependences

RAW




48

Identify the RAW dependences

RAW addq/subq %r8


RAW addq/rrmovq %r8



49

Solution 1: Data Forwarding


In what cycle is \$rsi **calculated** in the machine?
In what cycle is \$rsi **used** in the machine?



50

Solution 1: Data Forwarding


In what cycle is %rsi **calculated** in the machine? **End of cycle 4**
In what cycle is %rsi **used**?



51

Solution 1: Data Forwarding


In what cycle is %rsi **calculated** in the machine? **End of cycle 4**
In what cycle is %rsi **used**? **Beginning of cycle 4**




52

Solution 1: Data Forwarding


In what cycle is %rsi **calculated** in the machine? **End of cycle 4**
In what cycle is %rsi **used**? **Beginning of cycle 5**




53




54




55



56



57



Data Forwarding Circuitry

- Info communicated via wires between stages:
 - From stage producing value
 - To **each** input consuming value
 - Register number being written by producer / consumed by reader
 - Value being written into register by producer
- Circuitry at consuming values
 - Comparator for register being written by producer and register being read by consumer
 - Output of comparator feeds MUX selecting between consuming stage's pipeline register value and value forwarded from producing stage

59

Data Forwarding Details

- Can forward
 - Memory to Execute
 - Value forwarded from Mem to next instruction's Ex stage
 - Value being forwarded from Mem may have been produced by Ex
 - Second instruction after instruction producing value in Ex needs value in its Ex stage
 - Execute to Execute
 - Value forwarded from Ex stage to next instruction's Ex stage

60

Handling Data Hazards

- Caused by some RAW dependences
- Compiler can insert `nops` to delay later instruction
- Detect and stall
 - Detect register written by earlier instruction (further in pipeline) will be read by later instruction (earlier in pipeline) before value written to register file
 - Prevent later instruction from completing decode stage until cycle register written to register file (writeback stage)
- Data forwarding
 - Detect register written by earlier instruction (further in pipeline) will be read by later instruction (earlier in pipeline) before value written to register file
 - When value needed by later instruction (execute stage) determine if earlier instruction (further in pipeline) has produced value and can forward it to execute stage

61


Today: The Y86 Pipelined Datapath

- Pipelining Concepts
- Construction of a pipelined datapath for Y86
 - Adding pipeline registers
 - Data hazards
 - Ways to deal with data hazards
 - Stalling
 - Data hazards
 - Control hazards

62


Control Hazard

In what cycle does the nextPC get calculated for the `jne`?
In what cycle does the `xorq` get fetched?



63


Pipelined Datapath



64

Control Hazard


In what cycle does the nextPC get calculated for the `jne`? **End of 4**
In what cycle does the `xorq` get fetched?



65

Control Hazard


In what cycle does the nextPC get calculated for the `jne`? **End of 4**
 In what cycle does the `xorq` get fetched? **Beginning of 3**



66

Control Hazard: Stall until target known

In what cycle does the nextPC get calculated for the `jne`? **End of 4**
 In what cycle does the `xorq` get fetched? **Beginning of 3**



67