## The Y86 Pipelined Datapath: Data and Control Hazards

CSCI 237: Computer Organization 23<sup>rd</sup> Lecture, Friday, October 31, 2025

**Kelly Shaw** 

Slides originally designed by Bryant and O'Hallaron @ CMU for use with Computer Systems: A Programmer's Perspective, Third Editio

### Last Time: The Y86 Datapath

■ Construction a single-cycle datapath for Y86

### Administrative Details

- Lab #4 due Tuesday at 11pm
- Read CSAPP Ch. 4.4-4.5
- Apply to be a TA by Nov. 7
- Final exam
  - Sunday, Dec. 14, at 1:30-4pm in Clark Hall 105
- Lab #5 partner sign-up
  - Due Wednesday at 8am
  - Both partners must sign up
- Spooky social for colloquium today
- Start your junk food eating off early!

2

### Today: The Y86 Pipelined Datapath

- Pipelining Concepts
- Construction of a pipelined datapath for Y86
  - Adding pipeline registers
  - Data hazards
  - Control hazards

### Our goals for a better processor design:

- Faster clock rate
- Use machine more efficiently
- No longer execute only one instruction at a time

In order to claim we've made an "improvement", we need a way to measure success

5

### Pipelining Example: Laundry

- ■Laundry-o-matic washes, dries & folds
- ■Wash: 30 min
- Dry: 40 min
- ■Fold: 20 min
- ■It switches them internally with no delay
- ■How long to complete 1 load? \_\_\_\_\_

**Performance Measurements** 


- Cycle Time: Time in between clock ticks
- Latency: Time to finish a complete job, start to finish
- Throughput: Average jobs completed per unit time
- CyclesPerJob: Number of cycles between finishing jobs.


6


### Pipelining Example: Laundry

- ■Laundry-o-matic washes, dries & folds
- ■Wash: 30 min
- ■Dry: 40 min
- ■Fold: 20 min
- ■It switches them internally with no delay
- ■How long to complete 1 load? 90 min

7







Laundry-o-Matic - SingleCycle D W D Load 3 60 90 120 150 180 210 240 270 **Minutes** 12

### Laundry-o-Matic

- Cycle Time: Clothing is switched every \_\_\_\_ minutes
- Latency: A single load takes a total of \_\_\_\_\_ minutes
- Throughput: A load completes each \_\_\_\_\_ minutes
- CyclesPerLoad: Every \_\_\_\_ cycles, a load completes

13

### Laundry-o-Matic

- Cycle Time: Clothing is switched every 90 minutes
- Latency: A single load takes a total of 90 minutes
- Throughput: A load completes each minutes
- CyclesPerLoad: Every \_\_\_\_ cycles, a load completes

### Laundry-o-Matic

- Cycle Time: Clothing is switched every 90 minutes
- Latency: A single load takes a total of \_\_\_\_\_ minutes
- Throughput: A load completes each \_\_\_\_\_ minutes
- CyclesPerLoad: Every \_\_\_\_ cycles, a load completes

14


### Laundry-o-Matic

- Cycle Time: Clothing is switched every 90 minutes
- Latency: A single load takes a total of 90 minutes
- Throughput: A load completes each 90 minutes
- CyclesPerLoad: Every \_\_\_\_ cycles, a load completes

### Laundry-o-Matic


- Cycle Time: Clothing is switched every 90 minutes
- Latency: A single load takes a total of 90 minutes
- Throughput: A load completes each 90 minutes
- CyclesPerLoad: Every 1 cycles, a load completes


17





### Laundry-o-matic 2.0: Pipelined Laundry


- Suppose we could split the laundry-o-matic unit into a separate washer, dryer, and folder (what a novel concept!!!)
- Moving the laundry from one to another takes 6 minutes











### **Pipelined Laundry**

- Cycle Time: Clothing is switched every \_\_\_\_ minutes
- Latency: A single load takes a total of \_\_\_\_\_ minutes
- Throughput: A load completes each \_\_\_\_\_ minutes
- CyclesPerLoad: Every \_\_\_\_ cycles, a load completes

25

### **Pipelined Laundry**

- Cycle Time: Clothing is switched every 46 minutes
- Latency: A single load takes a total of 138 minutes
- Throughput: A load completes each minutes
- CyclesPerLoad: Every \_\_\_\_ cycles, a load completes

**Pipelined Laundry** 

- Cycle Time: Clothing is switched every 46 minutes
- Latency: A single load takes a total of \_\_\_\_\_ minutes
- Throughput: A load completes each \_\_\_\_\_ minutes
- CyclesPerLoad: Every \_\_\_\_ cycles, a load completes

26

### **Pipelined Laundry**

- Cycle Time: Clothing is switched every 46 minutes
- Latency: A single load takes a total of 138 minutes
- Throughput: A load completes each 46 minutes
- CyclesPerLoad: Every \_\_\_\_ cycles, a load completes

### **Pipelined Laundry**

- Cycle Time: Clothing is switched every 46 minutes
- Latency: A single load takes a total of 138 minutes
- Throughput: A load completes each 46 minutes
- CyclesPerLoad: Every 1 cycles, a load completes

Single-Cycle vs Pipelined

- \_\_\_\_\_ has the higher cycle time
- \_\_\_\_\_ has the higher clock rate
- \_\_\_\_\_ has the higher single-load latency
- \_\_\_\_\_ has the higher throughput
- \_\_\_\_\_ has the higher CPL (Cycles per Load)
- More stages makes a \_\_\_\_\_ clock rate

29

30

### Single-Cycle vs Pipelined

- Single has the higher cycle time
- has the higher clock rate
- \_\_\_\_\_ has the higher single-load latency
- \_\_\_\_\_ has the higher throughput
- has the higher CPL (Cycles per Load)
- More stages makes a \_\_\_\_\_ clock rate

### Single-Cycle vs Pipelined

- Single has the higher cycle time
- Pipelined has the higher clock rate
- \_\_\_\_\_ has the higher single-load latency
- \_\_\_\_\_ has the higher throughput
- \_\_\_\_\_ has the higher CPL (Cycles per Load)
- More stages makes a \_\_\_\_\_ clock rate

### Single-Cycle vs Pipelined

- Single has the higher cycle time
- Pipelined has the higher clock rate
- Pipelined has the higher single-load latency
- \_\_\_\_\_ has the higher throughput
- \_\_\_\_\_ has the higher CPL (Cycles per Load)
- More stages makes a \_\_\_\_\_ clock rate

33

35

### Single-Cycle vs Pipelined

- Single has the higher cycle time
- Pipelined has the higher clock rate
- Pipelined has the higher single-load latency
- Pipelined has the higher throughput
- Neither has the higher CPL (Cycles per Load)
- More stages makes a \_\_\_\_\_ clock rate

Single-Cycle vs Pipelined

- Single has the higher cycle time
- Pipelined has the higher clock rate
- Pipelined has the higher single-load latency
- Pipelined has the higher throughput
- \_\_\_\_\_ has the higher CPL (Cycles per Load)
- More stages makes a \_\_\_\_\_ clock rate


34

36

### Single-Cycle vs Pipelined

- Single has the higher cycle time
- Pipelined has the higher clock rate
- Pipelined has the higher single-load latency
- Pipelined has the higher throughput
- Neither has the higher CPL (Cycles per Load)
- More stages makes a Higher clock rate

q



Obstacles to speedup in Pipelining

1. Uneven Stages
2.

Ideal cycle time w/out above limitations with n stage pipeline:

38

37

Obstacles to speedup in Pipelining

1. Uneven Stages
2. Pipeline Register Delay


Ideal cycle time w/out above limitations with n stage pipeline:

Obstacles to speedup in Pipelining

W D F

1. Uneven Stages
2. Pipeline Register Delay


Ideal cycle time w/out above limitations with n stage pipeline:
OldCycleTime / n




Today: The Y86 Pipelined Datapath

- Pipelining Concepts
- Construction of a pipelined datapath for Y86
  - Adding pipeline registers
  - Data hazards
  - Control hazards


41



42



43




addq %rbx, %rbx


addq %rbx, %rbx

mrmovq (%rax), %rsi
rmmovq %rdi, (%r8)
xor %r9, %r10

Time->

1 2 3 4 5 6 7 8





50

49

IF ID MEM WB

xor %r9, %r10 rmmovq %rdi, (%r8) mrmovq (%rax), %rsi

addq %rbx, %rbx

mrmovq (%rax), %rsi
rmmovq %rdi, (%r8)

xor %r9, %r10

IF ID MEM WB

WB

IF ID MEM WB

Time->

1 2 3 4 5 6 7 8

IF ID MEM WB

xor %r9, %r10 rmmovq %rdi, (%r8)

addq %rbx, %rbx

mrmovq (%rax), %rsi
rmmovq %rdi, (%r8)

xor %r9, %r10

IF ID MEM WB


xor %r9, %r10

IF ID MEM WB

Time->

1 2 3 4 5 6 7 8

51 52



IF ID MEM WB

The machine in cycle 4

addq %rbx, %rbx
mrmovq (%rax), %rsi
rmmovq %rdi, (%r8)
xor %r9, %r10

Time->

The machine in cycle 4

IF ID MEM WB

MEM WB


IF ID MEM WB


TIME WB


TIME SA


54

53











In what cycle was %rsi written? 6 In what cycle was %r9 read? 5 In what cycle was the Add executed? addq %rbx, %rbx mrmovq (%rax), %rsi rmmovq %rdi, (%r8) Time->

58





Easy Right? Not so fast.

In what cycle does the addq write %rsi? cycle 5
In what cycle does the xor read %rsi? cycle 3

addq %rdi, %rsi
xor %rsi, %r8
rmmovq %r9, 0(%r9)
andq %r8, %r10


IF ID MEM WB

Time->

1 2 3 4 5 6 7 8


61


62



### How Could We Solve this Problem?


- Compiler could add nop instructions before later instruction
- We can add circuitry to detect the problem and stall the second instruction






Correct, Slow Execution Easy Right? Not so fast. In what cycle does the addq write %rsi? 1st half of cycle 5 In what cycle does the xor read %rsi? 2<sup>nd</sup> half of cycle 5 Stall - wasted cycles addq %rdi, %rsi xor %rsi, %r8 rmmovq %r9, 0(%r9 andq %r8, %r10 Time->

66



67

# Incorrect Execution caused by Data Hazard In what cycle does the mrmovq write %rsi? 1st half of cycle 5 In what cycle does the xor read %rsi? mrmovq 0(%r9), %rsi xor %rsi, %r8 rmmovq %r11, 0(%r10) andq %r12, %r13 Time->





Incorrect Execution caused by
Data Hazard

In what cycle does the mrmovq write %rsi? 1st half of cycle 5
In what cycle does the xor read %rsi? 2nd half of cycle 3

mrmovq 0(%r9), %rsi
xor %rsi, %r8
rmmovq %r11, 0(%r10)
andq %r12, %r13

Time->





# Barriers to pipelined performance Uneven stages Pipeline register delays Data Hazards

Barriers to pipelined performance

- Uneven stages
- Pipeline register delays

**75** 

### Barriers to pipeline performance


- Uneven stages
- Pipeline register delays
- Data Hazards
  - An instruction depends on the result of a previous instruction still in the pipeline and that dependence has the potential to cause erroneous computation

76 77

### Read After Write (RAW) Data Dependences


- When a later instruction depends on the result of an earlier instruction
- If instructions are close enough in pipeline, later instruction may need to be stalled to ensure correctness

78



## RAW – Read after Write addq %r8, %rsi subq %rsi, %r9 xor %rax, %rax addq %rdi, %rdi

79



### **Practice Together**

■ Consider the Y86-64 code below. Are there any potential problems due to data hazards in this code? Draw the pipeline diagram, assuming the 5 stage stalling pipeline.

mrmovq (%rdi), %r8
irmovq \$4, %r9
addq %r9, %r8
rmmovq %r8, (%rdi)
mrmovq (%rdi), %rax


82

## 


Today: The Y86 Pipelined Datapath


- Pipelining Concepts
- Construction of a pipelined datapath for Y86
  - Adding pipeline registers
  - Data hazards
  - Control hazards

83



84





Control Hazard

In what cycle does the nextPC get calculated for the jne? End of 4
In what cycle does the xorq get fetched? Beginning of 3

cmpq %r12, %r13

jne end
xorq %r8, %r9
end: addq %r11, %r10

87

### **Barriers to Pipeline Performance**

- Uneven stages
- Pipeline register delays

Time->

- Data Hazards
- Control Hazards
  - Whether an instruction will execute depends on the outcome of a control instruction still in the pipeline

88