

Intro to Logic Design and the Y86 Datapath

CSCI 237: Computer Organization
22nd Lecture, Wednesday, October 30

Kelly Shaw

Slides originally designed by Bryant and O'Hallaron @ CMU for use with Computer Systems: A Programmer's Perspective, Third Edition

1

1

Administrative Details

- Quiz due Friday at 2:30pm
- Lab #4 checkpoint due Tuesday at 11pm
- Read CSAPP Ch. 4.2-4.3
- Colloquium on Friday
 - Water robots!

2

2

Last Time: Intro to Logic Design and the Y86 Datapath

- RISC vs. CISC
- Logic Design and Hardware Control Language
 - Combinational circuits
 - Understanding HCL expressions

3

3

Today: The Y86 Datapath

- Memory and clocking
 - How is information stored
- Construction a single-cycle datapath for Y86
- Pipelining Concepts

4


4

Moving on: Storing Bits

- Combinational circuits do not store information
 - Only react to signals at inputs and generate outputs
- Creating a *sequential circuit* requires storage
 - Seq circuits have state and perform computations on that state
- Storage devices are controlled by a single *clock*
 - A periodic signal that determines when new values are to be loaded
- Two classes of memory devices:
 - Clocked registers* – store individual bits or words
 - Random access memories* – store multiple words using an address to select where word should be read/written
- Distinction between *hardware registers* and *program registers*
 - Hardware registers* are directly connected to circuits
 - Program registers* are stored in register file, which is a type of RAM

5

Hardware Registers



- Stores word of data
- Different from *program registers* seen in assembly code
- Collection of edge-triggered *latches*
- Loads input on *rising edge* of clock

6


Register Operation



- Register stores data bits
- Acts as barrier between input and output
- As clock rises, loads input, possibly changes output
- Y86-64 processor uses clocked registers to hold PC, CC, and Stat

7


State Machine Example



- Accumulator circuit
- Load or accumulate on each cycle
- (Notice effect of clock on Out)

8

Random-Access Memory




- Stores multiple words of memory (has internal storage)
 - Address input specifies which word to read or write
- Register file
 - Holds values of program registers (%rax, %rsp, etc.)
 - Register identifier serves as address
 - ID 15 (0xF) implies no read or write performed
- Multiple Ports
 - Can read and/or write multiple words in one cycle
 - Each has separate address and data input/output


9

9

Register File Timing



- Reading
 - Like combinational logic
 - Output data generated based on input addr
 - After some small delay
- Writing
 - Like register
 - Update only as clock rises



10

10

Ch 4.2 Summary

- Computation
 - Performed by combinational logic
 - Computes Boolean functions
 - Continuously reacts to input changes
- Storage
 - Registers (hardware)
 - Hold single words
 - Loaded as clock rises
 - Random-access memories
 - Hold multiple words
 - Possible multiple read or write ports
 - Read word when address input changes
 - Write word as clock rises

11

11

Today: The Y86 Datapath

- Memory and clocking
 - How is information stored
- Construction a single-cycle datapath for Y86
- Pipelining Concepts

12

12

What Happens On Instruction Execution?

13

Steps For Executing An Instruction

- Fetch
 - Read the next instruction from memory (address in IP/PC)
- Decode
 - Figure out which instruction
 - Figure out and obtain operands
- Execute
 - Perform calculations
- Memory
 - Read or write data memory
- Write back
 - Update registers
- Update program counter

14

Goal

- Build an architecture to support the following instructions
 - Arithmetic: `addq`, `subq`, `andq`, `xorq`
 - Data movement: `irmovq`, `rrmovq`, `cmov*`
 - Memory references: `mrmovq`, `rmmovq`, `pushq`, `popq`
 - Control: `call`, `ret`, `jmp`, `jle`, `jl`,...


15

Process

- 1) Design basic framework that is needed by all instructions
- 2) Build a computer for each operation individually
- 3) Add MUXs to choose between different operations
- 4) Add control signals to control the MUXs

16


Framework



17

17


Framework



18

18


Framework



19

19


Framework



20


20

Framework




21

Framework




22

Get Instruction




23

Get Instruction



24


Get Instruction



25

25


Get Instruction



26

26


Get Instruction



27





27





Get Instruction







28

28








What happens if instruction reads and writes same register?

Operation	rA	rB	code	funct	# meaning
addq	3	5	6	0	# %rbp = %rbp + %rbx



41

41

Reading/Write Registers

- When does register get written?
 - At the end of the clock cycle
 - Edge-triggered circuits


42

42

addq Inst

Operation	rA	rB	code	funct	# meaning
addq	3	5	6	0	# %rbp = %rbp + %rbx

How do we know how much to add to PC?




43

43

addq Inst





Operation	rA	rB	code	funct	# meaning
addq	3	5	6	0	# %rbp = %rbp + %rbx


How do we know how much to add to PC?
code




44

44







49




50




51




52




53




54




55




56




57







58




59



60




Combining 3 Operations




65

Combining 3 Operations




66

Combining 3 Operations




67

Combining Operations




68

Combining Operations



69

Combining Operations



70