Intro to Logic Design and the Y86 Datapath

CSCI 237: Computer Organization
22nd Lecture, Wednesday, October 30

Kelly Shaw

Administrative Details

- Quiz due Friday at 2:30pm
- Lab #4 checkpoint due Tuesday at 11pm
- Read CSAPP Ch. 4.2-4.3
- Colloquium on Friday
  - Water robots!

Last Time: Intro to Logic Design and the Y86 Datapath

- RISC vs. CISC
- Logic Design and Hardware Control Language
  - Combinational circuits
  - Understanding HCL expressions

Today: The Y86 Datapath

- Memory and clocking
  - How is information stored
- Construction a single-cycle datapath for Y86
- Pipelining Concepts

Moving on: Storing Bits

- Combinational circuits do not store information
  - Only react to signals at inputs and generate outputs
- Creating a *sequential circuit* requires storage
  - Seq circuits have state and perform computations on that state
- Storage devices are controlled by a single *clock*
  - A periodic signal that determines when new values are to be loaded
- Two classes of memory devices:
  - Clocked registers – store individual bits or words
  - Random access memories – store multiple words using an address to select where word should be read/written
- Distinction between hardware registers and program registers
  - Hardware registers are directly connected to circuits
  - Program registers are stored in register file, which is a type of RAM

5

5

Hardware Registers



- Stores word of data
- Different from *program registers* seen in assembly code
- Collection of edge-triggered *latches*
- Loads input on *rising edge* of clock

6

6

Register Operation



- Register stores data bits
- Acts as barrier between input and output
- As clock rises, loads input, possibly changes output
- Y86-64 processor uses clocked registers to hold PC, CC, and Stat

7

7

State Machine Example



- Accumulator circuit
- Load or accumulate on each cycle
- (Notice effect of clock on Out)



8

8

Random-Access Memory



- Stores multiple words of memory (has internal storage)
  - Address input specifies which word to read or write
- Register file
  - Holds values of program registers (`%rax`, `%rsp`, etc.)
  - Register identifier serves as address
    - ID 15 (0xF) implies no read or write performed
- Multiple Ports
  - Can read and/or write multiple words in one cycle
    - Each has separate address and data input/output

9

9

Register File Timing



- Reading
  - Like combinational logic
  - Output data generated based on input addr
    - After some small delay
- Writing
  - Like register
  - Update only as clock rises



10

10

Ch 4.2 Summary

- Computation
  - Performed by combinational logic
  - Computes Boolean functions
  - Continuously reacts to input changes
- Storage
  - Registers (hardware)
    - Hold single words
    - Loaded as clock rises
  - Random-access memories
    - Hold multiple words
    - Possible multiple read or write ports
    - Read word when address input changes
    - Write word as clock rises

11

11

Today: The Y86 Datapath

- Memory and clocking
  - How is information stored
- Construction a single-cycle datapath for Y86
- Pipelining Concepts

12

12

What Happens On Instruction Execution?

13

13

Steps For Executing An Instruction

- Fetch
  - Read the next instruction from memory (address in IP/PC)
- Decode
  - Figure out which instruction
  - Figure out and obtain operands
- Execute
  - Perform calculations
- Memory
  - Read or write data memory
- Write back
  - Update registers
- Update program counter

14

14

Goal

- Build an architecture to support the following instructions
  - Arithmetic: `addq, subq, andq, xorq`
  - Data movement: `irmovq, rrmovq, cmov*`
  - Memory references: `mrmovq, rmmovq, pushq, popq`
  - Control: `call, ret, jmp, jle, jl,…`

15

15

Process

1) Design basic framework that is needed by all instructions
2) Build a computer for each operation individually
3) Add MUXs to choose between different operations
4) Add control signals to control the MUXs

16

16


Framework
Get instruction from memory
17

17


Framework
Get instruction from memory
Decode Instr & Read from register file
18

18


Framework
Get instruction from memory
Decode Instr & Read from register file
Use ALU
19

19


Framework
Get instruction from memory
Decode Instr & Read from register file
Use ALU
Access memory
20

20


Framework
Get instruction from memory
Decode Instr & Read from register file
Use ALU
Access memory
Write register file
21

21


Framework
Update Next Instr Addr
Get instruction from memory
Decode Instr & Read from register file
Use ALU
Access memory
Write register file
22

22


Get Instruction
Where do we store instructions?
23

23


Get Instruction
Where do we store instructions?
Memory
Address
Data
Instruction Memory
24

24

Get Instruction



25

25

Get Instruction



26

26

Get Instruction



27

27

Get Instruction



28

28


What happens to the PC each instruction?
ion
Program Counter (PC)
Instruction Memory
Instruction
29

29


What happens to the PC each instruction?
Increment by size of instruction
ion
Instr Size
Program Counter (PC)
Instruction Memory
Instruction
30

30


"addq" Instruction
Get instruction from memory
Decode Instr & Read from register file
Use ALU
Write register file
31

31


addq Instruction
%rbx: 3
%rbp: 5
Operation | rA | rB | code | funct | # meaning
addq | 3 | 5 | 6 | 0 | # %rbp = %rbp + %rbx
PC
Read Addr
Out Data
Inst Mem
Inst
code fun
rA
rB
Decode Instr & Read from register file
Use ALU
Write register file
32

32


addq Instruction
%rbx: 3
%rbp: 5
Operation | rA | rB | code | funct | # meaning
addq | 3 | 5 | | | # %rbp = %rbp + %rbx
How many registers do we need to read?
PC
Read Addr
Out Data
Inst Mem
Inst
code/fun
rA
rB
Register File
Use ALU
Write register file
33

33


addq Instruction
%rbx: 3
%rbp: 5
Operation | rA | rB | code | funct | # meaning
addq | 3 | 5 | | | # %rbp = %rbp + %rbx
How many registers do we need to read?
2
PC
Read Addr
Out Data
Inst Mem
Inst
code/fun
rA
rB
Register File
Use ALU
Write register file
34

34


addq Instruction
%rbx: 3
%rbp: 5
Operation | rA | rB | | | # meaning
addq | 3 | 5 | | | # %rbp = %rbp + %rbx
What part of instruction tells us the register number?
PC
Read Addr
Out Data
Inst Mem
Inst
code/fun
rA
rB
src1
src1data
src2
src2data
Register File
Use ALU
Write register file
35

35


addq Instruction
%rbx: 3
%rbp: 5
Operation | rA | rB | | | # meaning
addq | 3 | 5 | | | # %rbp = %rbp + %rbx
What part of instruction tells us the register number?
rA & rB
PC
Read Addr
Out Data
Inst Mem
Inst
code/fun
rA
rB
src1
src1data
src2
src2data
Register File
Use ALU
Write register file
36

36

addq Instruction

%rbx: 3
%rbp: 5

Operation	rA	rB	code	funct	# meaning
addq	3	5	6	0	# %rbp = %rbp + %rbx



37

37

addq Instruction

%rbx: 3
%rbp: 5

Operation	rA	rB	code	funct	# meaning
addq	3	5	6	0	# %rbp = %rbp + %rbx



38

38

addq Instruction

%rbx: 3
%rbp: 5

Operation	rA	rB	code	funct	# meaning
addq	3	5	6	0	# %rbp = %rbp + %rbx



39

39

addq Instruction

%rbx: 3
%rbp: 5

Operation	rA	rB	code	funct	# meaning
addq	3	5	6	0	# %rbp = %rbp + %rbx



40

40

What happens if instruction reads and writes same register?

Operation	rA	rB	code	funct	# meaning
addq	3	5	6	0	# %rbp = %rbp + %rbx



41

41

Reading/Write Registers

- When does register get written?
  - At the end of the clock cycle
  - Edge-triggered circuits

42

42

addq Ins

How do we know how much to add to PC?

Operation	r	funct	# meaning
addq		0	# %rbp = %rbp + %rbx



43

43

addq Ins

How do we know how much to add to PC? **code**

Operation	r	funct	# meaning
addq		0	# %rbp = %rbp + %rbx



44

44

addq Ins

When will we know the size of the instruction?

Operation	r	funct	# meaning
addq		0	# %rbp = %rbp + %rbx



45

45

addq Ins

When will we know the size of the instruction? **decode**

Operation	r	funct	# meaning
addq		0	# %rbp = %rbp + %rbx



46

46

mrmovq Operation

Operation	rA	rB	D	code	funct	# meaning
mrmovq	3	5	8	5	0	# %rA = M[%rB + D]



47

47

mrmovq Operation

Operation	rA	rB	D	code	funct	# meaning
mrmovq	3	5	8	5	0	# %rA = M[%rB + D]

How many source regs? What part of instruction?



48

48

mrmovq Operation

Operation	rA	rB	D	code	funct	# meaning
mrmovq	3	5	8	5	0	# %rA = M[%rB + D]



49

49

mrmovq Operation

Operation	rA	rB	D	code	funct	# meaning
mrmovq	3	5	8	5	0	# %rA = M[%rB + D]



50

50

mrmovq Operation

Operation	rA	rB	D	code	funct	# meaning
mrmovq	3	5	8	5	0	# %rA = M[%rB + D]



51

51

mrmovq Operation

Operation	rA	rB	D	code	funct	# meaning
mrmovq	3	5	8	5	0	# %rA = M[%rB + D]



52

52

mrmovq Operation

Operation	rA	rB	D	code	funct	# meaning
mrmovq	3	5	8	5	0	# %rA = M[%rB + D]



53

53

mrmovq Operation

Operation	rA	rB	D	code	funct	# meaning
mrmovq	3	5	8	5	0	# %rA = M[%rB + D]



54

54

mrmovq Operation

Operation	rA	rB	D	code	funct	# meaning
mrmovq	3	5	8	5	0	# %rA = M[%rB + D]



55

55

mrmovq Operation

Operation	rA	rB	D	code	funct	# meaning
mrmovq	3	5	8	5	0	# %rA = M[%rB + D]



56

56


How do we update the PC?
+10
Operation
code
funct
meaning
mrmovq
5
8
5
0
%rA = M[%rB + D]
PC
Read Addr
Out Data
Inst Mem
Inst
code/fun
rA
rB
D
src1
src1data
src2
src2data
Register File
destreg
destdata
Addr
Out Data
Data Memory
In Data
57

57


rmmovq Operation
%rbx: 3
%rbp: 5
Operation
rA
rB
D
code
funct
meaning
rmmovq
3
5
8
4
0
M[%rbp + D]=%rbx
Address calculation identical to mrmovq
10
PC
Read Addr
Out Data
Inst Mem
Inst
code/fun
rA
rB
D
src1
src1data
src2
src2data
Register File
destreg
destdata
Addr
Out Data
Data Memory
In Data
58

58


rmmovq Operation
%rbx: 3
%rbp: 5
Operation
rA
rB
D
code
funct
meaning
rmmovq
3
5
8
4
0
M[%rbp + D]=%rbx
Is $rbx read or written?
Which register?
10
PC
Read Addr
Out Data
Inst Mem
Inst
code/fun
rA
rB
D
src1
src1data
src2
src2data
Register File
destreg
destdata
Addr
Out Data
Data Memory
In Data
59

59


rmmovq Operation
%rbx: 3
%rbp: 5
Operation
rA
rB
D
code
funct
meaning
rmmovq
3
5
8
4
0
M[%rbp + D]=%rbx
Is $rbx read or written? read
Which register? rA
10
PC
Read Addr
Out Data
Inst Mem
Inst
code/fun
rA
rB
D
src1
src1data
src2
src2data
Register File
destreg
destdata
Addr
Out Data
Data Memory
In Data
60

60

rmmovq Operation

```
%rbx: 3
%rbp: 5
```

Operation	rA	rB	D	code	funct	# meaning
rmmovq	3	5	8	4	0	# M[%rbp + D]=%rbx



61

61

rmmovq Operation

```
%rbx: 3
%rbp: 5
```

Operation	rA	rB	D	code	funct	# meaning
rmmovq	3	5	8	4	0	# M[%rbp + D]=%rbx



62

62

rmmovq Operation

```
%rbx: 3
%rbp: 5
```

Operation	rA	rB	D	code	funct	# meaning
rmmovq	3	5	8	4	0	# M[%rbp + D]=%rbx



63

63

rmmovq Operation

```
%rbx: 3
%rbp: 5
```

Operation	rA	rB	D	code	funct	# meaning
rmmovq	3	5	8	4	0	# M[%rbp + D]=%rbx



64

64


Combining 3 Operations
2
10
PC
Read Addr
Out Data
Inst
Mem
Inst
code/fun
rA
rB
D
src1
src1data
src2
src2data
Register File
destreg
destdata
Addr
Out Data
Data Memory
In Data
65

65


Combining 3 Operations
Two values to the same input
Two wires to the same input
2
10
PC
Read Addr
Out Data
Inst
Mem
Inst
code/fun
rA
rB
D
src1
src1data
src2
src2data
Register File
destreg
destdata
Addr
Out Data
Data Memory
In Data
66

66


Combining 3 Operations
Two wires to the same input
Add MUXs
2
10
PC
Read Addr
Out Data
Inst
Mem
Inst
code/fun
rA
rB
D
src1
src1data
src2
src2data
Register File
destreg
destdata
Addr
Out Data
Data Memory
In Data
67

67


Combining Operations
Two wires to th
same input
Add MUXs
What determines which to take?
2
10
PC
Read Addr
Out Data
Inst
Mem
Inst
code/fun
rA
rB
D
src1
src1data
src2
src2data
Register File
destreg
destdata
Addr
Out Data
Data Memory
In Data
68

68


Combining Operations
What determines which to take? Code/Func
Control Unit
PC
Read Addr
Out Data
Inst Mem
Inst
code/fun
rA
rB
D
src1
src1data
src2
src2data
Register File
destreg
destdata
Addr
Out Data
Data Memory
In Data
69

69


Combining Operations
addq
mrmovq
rmmovq
Control Unit
PC
Read Addr
Out Data
Inst Mem
Inst
code/fun
rA
rB
D
src1
src1data
src2
src2data
Register File
destreg
destdata
Addr
Out Data
Data Memory
In Data
70

70